Accepted Manuscript

A low-power wireless-assisted multiple Network-on-Chip

Mohammad Baharloo, Ahmad Khonsari

 PII:
 S0141-9331(18)30092-9

 DOI:
 https://doi.org/10.1016/j.micpro.2018.09.001


 Reference:
 MICPRO 2739

To appear in: Microprocessors and Microsystems

Received date:20 February 2018Revised date:19 August 2018Accepted date:4 September 2018

Please cite this article as: Mohammad Baharloo, Ahmad Khonsari, A low-power wirelessassisted multiple Network-on-Chip, *Microprocessors and Microsystems* (2018), doi: https://doi.org/10.1016/j.micpro.2018.09.001

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.



A low-power wireless-assisted multiple Network-on-Chip

Mohammad Baharloo^a, Ahmad Khonsari^{a,b,*}

^aDepartment of Electrical and Computer Engineering, University of Tehran, Tehran, Iran ^bSchool of computer science in the Institute for Research in Fundamental Sciences, Tehran, Iran.

Abstract

Multiple network-on-chip (Multi-NoC) architectures are supposed to distribute the network traffic categorically among disjoint sub-networks. The main objective is significant energy reduction through power-gating of unused subnetworks. However, the packets are delayed due to sleep/wake cycles, which directly influences the overall performance of the system. In addition, the communication infrastructure of the Multi-NoC should be selected carefully to avoid performance degradation. Our solution to address these issues is using wireless links, which is used to relax the timing restrictions on sleep/wake cycles to save more power without losing performance. To realize wireless communications, we adopt two types of on-chip wireless technology that operate at different frequency bands, namely terahertz (THz) and millimeter-wave (mmW). To evaluate the merits of the proposed architecture that employs these wireless technologies, we used both real application benchmarks (PARSEC and SPLASH-2) and synthetic traffics on a many-core processor. For THz technology, the proposed architecture results in nearly 51% and 10% power reduction compared to traditional single network-on-chip (Single-NoC) and a power-gated 4-subnets Multi-NoC respectively. The corresponding results for mmW technology show 46% and 6% power reduction. Also, the proposed architecture for THz and mmW technologies results in 10% and 7% latency reduction compared to Multi-NoC

Preprint submitted to Microprocessors and Microsystems

September 5, 2018

^{*}Corresponding author

Email addresses: m.baharloo@ut.ac.ir (Mohammad Baharloo), ak@ipm.ir (Ahmad Khonsari)

Download English Version:

https://daneshyari.com/en/article/10127138

Download Persian Version:

https://daneshyari.com/article/10127138

Daneshyari.com