

Compact reconfigurable power divider with low insertion loss



Bingkun Hu, Kaijun Song*, Maoyu Fan, Yu Zhu

EHF Key Laboratory of Science, School of Electronic Engineering, University of Electronic Science and Technology of China, Chengdu 611731, China

ARTICLE INFO

Article history:

Received 6 July 2015

Accepted 6 March 2016

Keywords:

Reconfigurable power divider

Varactor diodes

Compactness

Low insertion loss

ABSTRACT

A compact low insertion loss reconfigurable power divider using two varactor diodes is presented in this letter. Design methods along with analysis equations are provided. The reconfigurable responses are realized by tuning the controlling voltages of the two varactor diodes thereby resulting compact size and less loss. One diode is used to tune the return loss of the input port and the other diode is utilized to tune the return loss of the two output ports and the isolation between the two ports. The tuning frequency range is from 0.7 GHz to 1.01 GHz. A reconfigurable power divider is designed, fabricated and measured to validate the proposed methods. The power divider has the merits of compactness, low insertion loss, good isolation between two output ports, good return loss, and only two varactor diodes.

© 2016 Elsevier GmbH. All rights reserved.

1. Introduction

Recently, the development in the wireless communication systems have made more demands on the circuits' integration, which means that the circuit with a compact size can realize more functions than before. For example, a component with the reconfigurability can possibly make the wireless system easy to integrate, such as a reconfigurable filter [1–4]. Meanwhile, power divider is an important device in the wireless communication systems [5–11]. It is usually used in the feeding network of the antenna, balanced amplifier and power combining. So a power divider with the reconfigurable ability can enhance the circuit design flexibility and cater to the demands mentioned before.

There are several functions of reconfigurability in the power divider's design, such as the number of the output ports, the working frequency and the power dividing ratio [12–16]. In [12], switches were used to change the states of the output ports number. The working frequency was fixed and the four working states can be changed. However, the six pin diodes used in the power divider's design made the circuit and the feed of the diodes complex, which made the insertion loss worsen. In [13], a power divider with tunable frequency ability was presented. Four BST (barium–strontium–titanate) varactors were used to change the working frequency continuously. The circuit had a compact size owing to the usage of varactors. However, due to the four varactors used, the power divider's insertion loss was larger than 1.2 dB.

In [14], a power divider with tunable power ratio was proposed. The circuit included three impedance transformers and required a single biasing voltage control. Because of the usage of only two diodes, the power divider's insertion loss was 0.6 dB. In general, in the reconfigurable systems, the utilization of many diodes, such as pin diodes or varactor diodes, may complicate the structure and deteriorate the insertion loss.

In this letter, a compact reconfigurable power divider with the working frequency from 0.7 GHz to 1.01 GHz is designed and fabricated. The working frequency can be tuned continuously. In order to enhance the circuit's performance and reduce the circuit's size, only two varactor diodes with different biasing voltages are used to realize the configurability. The two diodes separately tune the return loss of the input port and the return loss of two output ports along with the isolation between the two output ports. Compared to other works done before [11–15], the proposed tunable power divider has the advantages of small size, low insertion loss, good isolation, good return loss and only two diodes.

2. Analysis and design of the reconfigurable power divider

Fig. 1 illustrates the topology of the proposed compact reconfigurable power divider. The proposed power divider is composed of two branches transmission lines and two diodes.

Varactor diode A is connected between the two output ports. It is employed to tune the return loss of the output ports and the isolation. Meanwhile, another diode which is used to tune the return loss of the input port is placed at the input port and connected to the ground.

* Corresponding author. Tel.: +86 13708195502.

E-mail addresses: ksong@uestc.edu.cn, kaijun.song@hotmail.com (K. Song).




Fig. 1. Structure of the proposed tunable power divider.




Fig. 2. Equivalent circuit model of the proposed power divider.

Fig. 2 illustrates the equivalent circuit model of the designed power divider. The two varactor diodes are replaced with the two different capacitors to simplify the analysis. The Y_0 at each port is the admittance of the source and load. The Y located between the two output ports is the admittance of the isolation resistor. Fig. 3 shows the odd and even mode analysis of the proposed power divider. In the odd mode condition, as can be seen in Fig. 3(a), the following equation can be deduced:

$$Y_{odd2} = -jY_1 \cot \theta + 2Y + 2\omega C_a \quad (1)$$

If the output port satisfies the impedance match, then Eq. (2) can be deduced.

$$j2\omega C_a - jY_1 \cot \theta + 2Y = Y_0 \quad (2)$$




Fig. 3. Odd and even mode analysis of the power divider. (a) Odd mode analysis. (b) Even mode analysis.

Table 1

Comparison between the simulated and the calculated values of C_a and C_b at different frequency (sim: simulated, cal: calculated).

	1.01 GHz		0.85 GHz		0.7 GHz	
	sim	cal	sim	cal	sim	cal
C_a (pF)	0.466	0.36	0.6	0.72	1.08	0.93
C_b (pF)	0.466	0.72	1.2	1.44	2.05	1.86

When the isolation resistor satisfies the equation $2Y = Y_0$, the equivalent capacitor can be deduced using the following equation

$$C_a = \frac{Y_1}{2\omega \tan \theta} \quad (3)$$

where the ω is the angular frequency, θ is the electrical length of the transmission line, Y_1 is the characteristic admittance of the transmission line and C_a is the equivalent capacitor of the diode A.

Fig. 3(b) illustrates the block diagram of the even mode analysis. The symmetrical wall can be seen as a magnetic wall. In order to maintain a good return loss of the input port, another diode is connected to the input port. Using the transmission line theory and the impedance matching theory, the impedance Y_{even2} looking from port 2 can be calculated as follows:

$$Y_{even2} = Y_1 \frac{jY_1 \tan \theta + 0.5Y_0 + j0.5\omega C_b}{Y_1 + j(0.5Y_0 + j0.5\omega C_b) \tan \theta} \quad (4)$$

In order to maintain good impedance match, Y_{even2} should equal to Y_0 . So the following equation can be deduced.

$$jY_1^2 \tan \theta - j\frac{1}{2}Y_0^2 \tan \theta + j\frac{1}{2}Y_1\omega C_b - \frac{1}{2}Y_1Y_0 + \frac{1}{2}Y_0 \tan \theta \omega C_b = 0 \quad (5)$$

where C_b is the equivalent capacitor of the diode B.

If the imaginary part $Y_1\omega C_b$ is small and $Y_1^2 = Y_0^2/2$, then Eq. (3) can be approximately fulfilled. The real part should satisfy the equation

$$\frac{1}{2}Y_1Y_0 - \frac{1}{2}Y_0 \tan \theta \omega C_b = 0 \quad (6)$$

Then the diode B's equivalent capacitor can be calculated using the following equation

$$C_b = \frac{Y_1}{\tan \theta \omega} \quad (7)$$

3. Simulation and measurement

In order to testify the proposed method, a reconfigurable power divider using the above topology is constructed on substrate Taconic RF-35 with a relative dielectric constant of 3.5, thickness of 0.508 mm and loss tangent of 0.0018. The varactor diode is Skyworks' SMV1231 with the equivalent capacitor ranging from 0.466 pF to 2.35 pF. Table 1 shows the details of the calculated and simulated capacitor of C_a and C_b . As can be seen, difference is not big at the working frequency 0.7 GHz. But the difference deteriorates when the frequency moves higher which is caused by the range of the diodes' equivalent capacitors. The diode's equivalent capacitor ranges from 0.466 to 2.35 pF, which means this cannot be reached when the power divider works at 1.01 GHz. So some compromises of the C_a and C_b have been made in order to make the power divider works well.

Commercial software Advanced design system 2011 is used to optimize the power divider. The final parameters of the proposed power divider are as follows: $W_0 = 1.14$ mm, $L_{10} = 2.97$ mm, $L_1 = 37.396$ mm, $W_1 = 0.62$ mm, $L_2 = 1.48$ mm, $W_2 = 0.83$ mm, $L_3 = 2.238$ mm, $W_3 = 0.83$ mm, $R = 100 \Omega$. The photograph of the power divider after fabrication with the bias copper wires is

دانلود مقاله



<http://daneshyari.com/article/447344>



- ✓ امکان دانلود نسخه تمام متن مقالات انگلیسی
- ✓ امکان دانلود نسخه ترجمه شده مقالات
- ✓ پذیرش سفارش ترجمه تخصصی
- ✓ امکان جستجو در آرشیو جامعی از صدها موضوع و هزاران مقاله
- ✓ امکان پرداخت اینترنتی با کلیه کارت های عضو شتاب
- ✓ دانلود فوری مقاله پس از پرداخت آنلاین
- ✓ پشتیبانی کامل خرید با بهره مندی از سیستم هوشمند رهگیری سفارشات