

Fowler–Nordheim high electric field stress of power VDMOSFETs

Goran S. Ristić^{a,*}, Momčilo M. Pejović^a, Aleksandar B. Jakšić^b

^a Faculty of Electronic Engineering, University of Niš, P.O. Box 73, 18001 Niš, Serbia

^b Tyndall National Institute, Lee Maltings, Cork, Republic of Ireland

Received 18 October 2004; received in revised form 4 May 2005; accepted 8 May 2005

The review of this paper was arranged by Prof. S. Cristoloveanu

Abstract

The analysis of defect generations in SiO₂ and at SiO₂/Si interface during positive/negative high electric field stress of commercial n-channel power VDMOSFETs has been given. Some additional experiments containing the gate bias switching have helped in these defects nature investigations. The combined application of midgap subthreshold technique and charge pumping technique have represented very useful tool for the switching trap behavior revealing. The fixed trap density (ΔN_{fi}) and switching trap density (ΔN_{st}) in two power VDMOSFET types during Fowler–Nordheim injections have shown different behaviors.

© 2005 Elsevier Ltd. All rights reserved.

PACS: 78.40.Fy; 73.40.Qv; 72.20.Ht; 72.20.Jv

Keywords: Fowler–Nordheim injection; High electric field stress; Oxide trapped charge; Interface traps; Switching traps; MOS transistor

1. Introduction

The existence of the defects in the gate oxide (SiO₂) and at gate oxide/substrate (SiO₂/Si) interface of the metal–oxide–semiconductor field-effect transistors (MOSFETs) is very important fact relating to their reliability [1–5]. The generation of positively/negatively charged defects has been observed in the oxide of metal–oxide–semiconductor (MOS) devices during several types of the experiments involving the passage of charge carriers through the oxide: avalanche hole injection, avalanche electron injection, high electric field stress, exposure to ionizing radiation and so on.

The aim of this paper is to investigate the behaviors of fixed traps and switching traps, formed by Fowler–Nordheim high electric field stress (F–N HEFS), in the commercial n-channel power VDMOSFETs (Vertical Double-Diffused MOSFETs), and to give the complete methodology for the experiments performing, and defects separation. The switching traps were divided into slow switching traps (border traps) and fast switching traps (true interface traps).

We have been performing very detailed investigations [6–9] (and references therein) concerning to the defect behaviors in commercial n-channel VDMOSFETs during both ionizing irradiation (IR) and thermal post-irradiation annealing, pushing us to investigate the HEFS effect on this transistor type, which has not been significantly investigated, although it could help in the defect behaviors understanding. Also, we have compared the effects of HEFS on two commercial n-channel power VDMOSFET types produced by different manufacturers.

* Corresponding author. Tel.: +381 18529324; fax: +381 18588399.
E-mail address: goranristic@elfak.ni.ac.yu (G.S. Ristić).

Nomenclature

List of symbols

C_{ox}	oxide capacitance per unit area (F/cm ²)
\bar{D}_{it}	average energetic interface trap density (cm ⁻² eV ⁻¹)
f	frequency (Hz)
k	Boltzman constant (eV/K)
L_{eff}	effective channel length (cm)
I_{cp}	substrate/charge pumping current (A)
I_{D}	drain-source current (A)
I_{MG}	midgap current (A)
$N_{\text{A,D}}$	channel doping (cm ⁻³)
n_i	intrinsic carriers concentration (cm ⁻³)
N_{it}	absolute interface trap density (cm ⁻²)
q	absolute value of electron charge (C)
T	absolute temperature (K)
V_{D}	drain voltage (V)
$V_{\text{FB}}^{\text{cp}}$	charge pumping flatband voltage (V)
V_{FB}	flat band voltage (V)
V_{G}	gate voltage (V)
V_{MG0}	midgap voltage before stress (V)
V_{MG}	midgap voltage after stress (V)
V_{T}^{cp}	charge pumping threshold voltage (V)
V_{T0}	transistor threshold voltage before stress (V)
V_{T}	transistor threshold voltage after stress (V)
W	channel width (cm)
ΔE	energetic range (eV)

ΔN_{fst}	fast switching trap density (cm ⁻²)
ΔN_{it}	interface trap density (cm ⁻²)
ΔN_{ot}	net oxide trapped charge density (cm ⁻²)
ΔN_{sst}	slow switching trap density (cm ⁻²)
ΔN_{st}	switching trap density (cm ⁻²)
ΔV_{G}	voltage amplitude (V)
ΔV_{T}	threshold voltage shift (V)
ϵ_{s}	silicon permittivity (F/cm)
Ψ_{s}	surface potential (V)
μ	transistor mobility (cm ² V ⁻¹ s ⁻¹)

List of abbreviations

CP	charge pumping
FST	fast switching traps
FT	fixed traps
HEFS	high electric field stress
IR	irradiation
IT	interface traps
MG	midgap-subthreshold
NCFT	negatively charged fixed traps
OTC	oxide trapped charge
PCFT	positively charged fixed traps
SEFA	switching electric field annealing
SHEFS	switching high electric field stress
SST	slow switching traps
ST	switching traps

2. Experimental details

The devices used in these experiments were two types of the commercial n-channel power VDMOSFETs: EFL1N10, manufactured by Ei-Microelectronics, Niš, and IRF510, manufactured by Intersil (formerly Harris Semiconductors). We had all data relating to EFL1N10 devices, manufactured in a standard, commercial process, with the the gate oxide nominal thickness of 100 nm. Also, we knew that IRF510 devices, encapsuled in plastic TO-220AB packages, were consisted of 1650 elementary hexagonal cells, and that they were also manufactured in a standard, commercial process, having an oxide thickness of 100 nm. We may only suppose that the similar technology processes were used for both device types.

The cross-section of two half-cell of the EFL1N10 transistors that consist of 860 hexagonal cells is shown in Fig. 1. The maximum voltage of these devices is 100 V, and maximum current is 1 A. The effective channel length is $L_{\text{eff}} = 2.6 \mu\text{m}$, and the channel width of a single cell is $W = 62.4 \mu\text{m}$. The starting material was 400 μm thick n-type Si wafers with (100) orientation, on which the n-epi layer of about 14 μm was grown. After implantation of the p⁺-body region, the gate oxide with nomi-

nal thickness of 100 nm was grown in dry oxygen at 1100 °C, and annealed in nitrogen at 1100 °C for 20 min. There followed the deposition of 800 nm thick poly-Si gate, implantation of the p-channel and n⁺-source regions, and deposition of 1 μm thick CVD oxide. After metallization and post-metallization anneal at 550 °C in nitrogen, devices were passivated and mounted in standard metal TO-39 packages.

Transistor subthreshold characteristics and transistor transfer characteristics, both in saturation, were measured using Keithley 2400 source-meter unit and Keithley 237 source measure unit, controlled by a PC. Using Keithley 2400 the DC voltage, changed in the steps of 0.05 V, in both the positive and negative gate voltage directions, was applied to the transistor gate, while using Keithley 237 the drain was biased with constant voltage $V_{\text{D}} = 10 \text{ V}$ (the source was grounded), and drain-source current I_{D} was measured in range from 10⁻¹¹ to 10⁻¹ A. The transistor threshold voltage before stress V_{T0} , as well as after stress V_{T} , were determined by the transfer characteristics in saturation, i.e. as the intersection between V_{G} -axis and the extrapolated linear region of the $(I_{\text{D}})^{1/2} - V_{\text{G}}$ curves, using the least square method performed by MATLAB program packet, which is modelled by the following equation [10]:

Download English Version:

<https://daneshyari.com/en/article/10411713>

Download Persian Version:

<https://daneshyari.com/article/10411713>

[Daneshyari.com](https://daneshyari.com)