



Contents lists available at ScienceDirect

## Integration, the VLSI Journal

journal homepage: [www.elsevier.com/locate/vlsi](http://www.elsevier.com/locate/vlsi)

## NoC-DPR: A new simulation tool exploiting the Dynamic Partial Reconfiguration (DPR) on Network-on-Chip (NoC) based FPGA

Amr Hassan<sup>a,b</sup>, Hassan Mostafa<sup>b,c,\*</sup>, Hossam A.H. Fahmy<sup>b</sup>

<sup>a</sup> Mentor, A Siemens Business Corporation, Egypt

<sup>b</sup> Electronics and Communications Engineering Department, Cairo University, Giza 12613, Egypt

<sup>c</sup> Nanotechnology Department at Zewail City of Science and Technology, Cairo, Egypt

### ARTICLE INFO

#### Keywords:

Dynamic Partial Reconfiguration  
Network on Chip  
Field Programmable Gate Arrays

### ABSTRACT

Due to the ability of Dynamic Partial Reconfiguration (DPR) of SRAM-based Field Programmable Gate Arrays (FPGAs) to add more flexibility over runtime phase, DPR is attracting more interest. Recently, FPGA manufacturers are facilitating the design of applications that utilize DPR. One of the main issues in our knowledge of DPR's current techniques (i.e., ICAP and JTAG) is a performance bottleneck; only one DPR is allowed at a time. In this paper, a state-of-art NoC-based FPGA simulator which supports DPR simulation is proposed. The proposed NoC-DPR simulator is used to investigate design limitations and performance degradation of using DPR on NoC-based FPGA. To estimate the reconfiguration time overhead, which results from increasing the number of simultaneous DPRs on FPGA fabric, some experimental investigations are carried out using NoC-DPR simulator. These investigations revealed that the overhead of reconfiguration time increases exponentially with increasing the number of simultaneous DPRs. However, further investigations show that the network of wormhole routers with virtual channels optimizes the reconfiguration time with a factor up to 4x than that of the network of wormhole routers without virtual channels.

### 1. Introduction

Many applications, mapped on SRAM-based FPGAs (Field Programmable Gate Arrays), such as signal processing, including image and video, software defined radio (SDR) [1], and electronic measurement applications are increasingly using Dynamic Partial Reconfiguration (DPR) feature. Moreover, partially reconfigurable (PR) devices save chip area by programming only the necessary physical resources in each operation phase. Accordingly, area and power are saved by programming only the desired block, which allows for static leakage reduction.

The prime factor to check the feasibility of using DPR techniques, such as ICAP and JTAG, is the available lead time, which is the latency between the configuration and the initiation of a PR, and denoted by: reconfiguration time (RT). Consequently, more researchers aim to optimize the RT of DPR that is related and limited to the frame size of SRAM-based FPGA layouts [1].

Due to the continuous scaling of CMOS devices, manufacturers are increasing the number of functions implemented on a single chip.

Therefore, the concept of System-on-Chip has been introduced, which consists of processing elements (PEs) and storage elements (SEs) connected by a complex communication architecture.

Within the last few years, communication among these PEs is destined to become a vital factor in the design of large-scale systems. As the focus is to increase the number of PEs in parallel in order to maximize the capability of modern designs, thus the processing power has increased and data-intensive applications have emerged. Consequently, several challenges of the communication among these PEs, when configured on FPGAs, have become significant and require innovative solutions. Therefore, a prominent concept for communication known as Network-on-Chip (NoC) has been adapted for FPGAs to handle these PEs communication challenges.

To investigate this NoC concept, a state-of-art tool denoted by NoC-DPR is developed [2], which is a cycle-accurate simulator for NoCs that support DPR. This tool is used to simulate the performance of NoC-based FPGA. In NoC-DPR, a NoC simulator namely: NoCTweak [3] and a SystemC Library called ReChannel [4], which is a DPR simulation library, are integrated. All PEs of NoC are reconfigured dynamically to

\* Corresponding author. Electronics and Communications Engineering Department, Cairo University, Giza 12613, Egypt

E-mail address: [hmostafa@uwaterloo.ca](mailto:hmostafa@uwaterloo.ca) (H. Mostafa).

<https://doi.org/10.1016/j.vlsi.2018.04.003>

Received 19 December 2017; Received in revised form 24 March 2018; Accepted 8 April 2018

Available online XXX

0167-9260/© 2018 Elsevier B.V. All rights reserved.

2

Download English Version:

<https://daneshyari.com/en/article/11020943>

Download Persian Version:

<https://daneshyari.com/article/11020943>

[Daneshyari.com](https://daneshyari.com)