Accepted Manuscript


Code-design for efficient pipelined layered LDPC decoders with bank memory organization

Oana Boncalo, Gyorgy Kolumban-Antal, David Declercq, Valentin Savin

 PII:
 S0141-9331(18)30086-3

 DOI:
 https://doi.org/10.1016/j.micpro.2018.09.011

 Reference:
 MICPRO 2749



To appear in: Microprocessors and Microsystems

Received date:19 February 2018Revised date:20 July 2018Accepted date:21 September 2018

Please cite this article as: Oana Boncalo, Gyorgy Kolumban-Antal, David Declercq, Valentin Savin, Code-design for efficient pipelined layered LDPC decoders with bank memory organization, *Microprocessors and Microsystems* (2018), doi: https://doi.org/10.1016/j.micpro.2018.09.011

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

Code-design for efficient pipelined layered LDPC decoders with bank memory organization

Oana Boncalo, Gyorgy Kolumban-Antal

Politehnica University of Timisoara

Timisoara, Romania

David Declercq

ENSEA

Cergy-Pontoise, France

Valentin Savin CEA-LETI, MINATEC Campus Grenoble, France

Abstract

This paper presents an architecture-aware Progressive Edge Growth (PEG)based construction method for Low-Density Parity-Check (LDPC) codes. We target optimization through code construction for layered architectures with pipelined processing and memory organized in single-port banks. For a given layered Quasy-Cyclic Low-Density Parity-Check (QC-LDPC) decoder architecture configuration, the code constraints need to maximize hardware usage efficiency. Implementation results for Field-Programmable Gate Array (FPGA) technology suggest that the codes obtained using the proposed algorithm have a throughput increase of 39% up to 110%, due to the increase in working frequency obtained by using pipeline.

Keywords: Parity check codes, Decoding, Channel coding, Progressive Edge Growth, Layered, Graph Coloring, Architectures

1. Introduction

A key objective in the development of LDPC decoding architecture is to obtain the maximum throughput, given a fixed resource budget. This goal

Preprint submitted to Elsevier

September 25, 2018

Download English Version:

https://daneshyari.com/en/article/11032904

Download Persian Version:

https://daneshyari.com/article/11032904

Daneshyari.com