Accepted Manuscript

Power Mitigation of a Heterogeneous Multicore Architecture on FPGA/ASIC by DFS/DVFS Techniques

Sajjad Nouri, Davide Rossi, Jari Nurmi

 PII:
 S0141-9331(18)30078-4

 DOI:
 https://doi.org/10.1016/j.micpro.2018.09.010

 Reference:
 MICPRO 2748


To appear in: A

Microprocessors and Microsystems

Received date:19 February 2018Revised date:18 June 2018Accepted date:21 September 2018

Please cite this article as: Sajjad Nouri, Davide Rossi, Jari Nurmi, Power Mitigation of a Heterogeneous Multicore Architecture on FPGA/ASIC by DFS/DVFS Techniques, *Microprocessors and Microsystems* (2018), doi: https://doi.org/10.1016/j.micpro.2018.09.010

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.



Power Mitigation of a Heterogeneous Multicore Architecture on FPGA/ASIC by DFS/DVFS Techniques

Sajjad Nouri^{a,*}, Davide Rossi^b, Jari Nurmi^a

 ^aLaboratory of Electronics and Communications Engineering, Tampere University of Technology, Tampere, Finland
 ^bDepartment of Electrical, Electronic and Information Engineering "Guglielmo Marconi (DEI), University of Bologna, Bologna, Italy

Abstract

This article presents an integrated self-aware computing model in a Heterogeneous Multicore Architecture (HMA) to mitigate the power dissipation of an Orthogonal Frequency-Division Multiplexing (OFDM) receiver. The proposed platform consists of template-based Coarse-Grained Reconfigurable Array (CGRA) devices connected through a Network-on-Chip (NoC) around a few Reduced Instruction-Set Computing (RISC) cores. The self-aware computing model exploits Feedback Control System (FCS) which constantly monitors the execution-time of each core and dynamically scales the operating frequency of each node of the NoC depending on the worst execution-time. Therefore, the performance of the overall system is equalized towards a desired level besides mitigating the power dissipation. Measurement results obtained from Field-Programmable Gate Array (FPGA) synthesis show up to 20.2% dynamic power dissipation and 16.8% total power dissipation savings. Since FCS technique can be employed for scaling the frequency and the voltage and on the other hand, voltage supply cannot be scaled on the FPGA-based prototyped platform, the implementation is also estimated in 28nm Ultra-Thin Body and Buried oxide (UTBB) Fully-Depleted Silicon-On-Insulator (FD-SOI) Application-Specific In-

Preprint submitted to Journal Microprocessors and Microsystems Sep

^{*}Corresponding author

Email addresses: sajjad.nouriQtut.fi (Sajjad Nouri), davide.rossiQunibo.it (Davide Rossi), jari.nurmiQtut.fi (Jari Nurmi)

Download English Version:

https://daneshyari.com/en/article/11032908

Download Persian Version:

https://daneshyari.com/article/11032908

Daneshyari.com