

# Impact of high-permittivity dielectrics on speed performances and power consumption in double-gate-based CMOS circuits

X. Loussier<sup>a</sup>, D. Munteanu<sup>a,\*</sup>, J.L. Autran<sup>a,b</sup>

<sup>a</sup> L2MP, UMR CNRS 6137, 49 rue Joliot-Curie, BP 146, F-13384 Marseille Cedex 13, France

<sup>b</sup> Institut Universitaire de France (IUF), Paris, France

Available online 14 February 2007

## Abstract

The performances of double-gate (DG)-based CMOS circuits with high- $\kappa$  dielectrics are analyzed in terms of inverter delay and static power consumption. We show that the use of a high- $\kappa$  layer as gate dielectric degrades the short-channel immunity of DG devices and increases the power consumption, but for a gate dielectric relative permittivity  $\kappa$  lower than 50, the circuit performances still fill the ITRS requirements. Moreover, the use of a double gate dielectric layer (thin SiO<sub>2</sub> oxide and high- $\kappa$  layer) not only does not degrade the circuit performances, but even ameliorates the inverter speed. Finally, the analysis of back gate misalignment in DG circuits with double gate dielectric layer illustrates that the variation of the inverter performances induced by the back gate misalignment in these high- $\kappa$ -based devices is comparable with that of the conventional (SiO<sub>2</sub> oxide layer) structure.

© 2007 Elsevier B.V. All rights reserved.

PACS: 85.30.De; 85.30.Tv; 85.40.—e

Keywords: Devices; Dielectric properties, relaxation, electric modulus

## 1. Introduction

Double-gate (DG) metal–oxide–semiconductor field-effect transistor (MOSFET) and related multiple-gate device architectures are nowadays widely identified as one of the most promising solutions for nanoscale integration [1,2]. These devices present an excellent  $I_{\text{on}}/I_{\text{off}}$  trade off, very good control of short-channel effects and potentially higher channel conductivity. In order to prevent direct gate tunnelling in very thin oxides envisaged for the end-of-the-roadmap nodes, the SiO<sub>2</sub> is replaced by alternative materials with higher permittivity and greater physical thickness [3]. However, the introduction of these high- $\kappa$  dielectrics poses several problems, such as bi-dimensional electrostatic effects which may have a dramatic impact on the device performances when the gate dielectric thickness becomes comparable to the device gate length [4–7]. In this work,

we analyze via numerical simulation the impact of the use of high- $\kappa$  gate dielectrics or of double-layer gate dielectric on the performances of DG-based CMOS (Complementary MOSFET) inverters. In a second step, we study the impact of the back gate misalignment on the operation of the CMOS inverter composed of DG MOSFETs with high- $\kappa$  gate dielectrics. Since the fabrication of planar DG MOSFET with self-aligned gates is a difficult technological task, the back gate could not be perfectly aligned with respect to the top gate. Several configurations can occur: (1) the back gate is shifted towards the source or drain region with respect to the top gate, (2) the back gate is larger than the top gate (and overlaps the source and drain regions), (3) the back gate is over-etched and then the gate underlaps the channel. All these configurations introduce parasitic elements (such as additional series resistances and capacitances), which affect the operation of the devices and associated circuits. Configurations where the two gates are not perfectly aligned have been already studied in the literature for conventional DG devices with SiO<sub>2</sub>

\* Corresponding author. Tel.: +33 4 96 13 98 19; fax: +33 4 96 13 97 09.  
E-mail address: [munteanu@up.univ-mrs.fr](mailto:munteanu@up.univ-mrs.fr) (D. Munteanu).

gate dielectrics [8–10]. In this paper, we investigate the impact of the back gate misalignment/overlap/underlap on the delay and power consumption of CMOS inverters composed from DG MOSFETs having high- $\kappa$  dielectric gate stack.

## 2. Simulations details

The DG architecture simulated in this work is shown in Fig. 1(a). The structure is symmetric, with intrinsic thin silicon film ( $t_{\text{Si}} = 5 \text{ nm}$ ), highly doped source and drain ( $N_{\text{SD}} = 3 \times 10^{20} \text{ cm}^{-3}$ ), a midgap metal gate and lateral  $\text{SiO}_2$  spacers covering the source and drain regions. Two

gate stack configurations are considered: (1) single-layer gate dielectric (high- $\kappa$  with different  $\kappa$  values from  $\kappa = 10$  to  $\kappa = 100$ ) and (2) double-layer gate stack composed from an interfacial oxide layer ( $\text{SiO}_2$ ) and a high- $\kappa$  layer. All these structures have been calibrated to fill the ITRS 2005 roadmap [11] requirements for the 2011 node with  $L = 16 \text{ nm}$  physical gate length. These different gate stack configurations have been designed with the same EOT (equivalent oxide thickness) =  $8 \text{ \AA}$ , as reported in Table 1. The permittivity values considered here correspond to real materials such as  $\text{HfO}_2$  ( $\kappa = 20$ ),  $\text{TiO}_2$  ( $\kappa = 80\text{--}110$ ) and  $\text{La}_2\text{O}_3$  ( $\kappa = 20$ ) [12]. Fig. 1(b) presents the schematics of a CMOS inverter composed of DG MOSFET with n-channel (NMOSFET) and p-channel (PMOSFET) as simulated in this work. The DG structures considered for the analysis of the back gate misalignment are shown in Fig. 2(a)–(e). Firstly, we consider the case where the back gate has the same length than the top gate, but is shifted towards the source side (DG-S-mis, Fig. 2(b)) or the drain side (DG-D-mis, Fig. 2(c)). We also studied here two other usual cases when the back gate is not aligned to the front gate: the case of a back gate longer than  $L_G$  and which overlaps the front gate on both source and drain sides (DG-overlap, Fig. 2(e)) and the case of a back gate smaller than the front gate, inducing a back gate underlap of the channel on both source and drain sides (DG-underlap, Fig. 2(d)). The back gate misalignment length,  $l_{\text{mis}}$  (defined in Fig. 2) is considered zero for the reference structure (Fig. 2(a)), positive for DG-D-mis and DG-overlap structure and negative for DG-S-mis and DG-underlap configuration. 2D numerical simulations of the DG MOSFET have been performed using the Drift–Diffusion transport model implemented in Atlas (Silvaco) tool [13]. At the best of our knowledge, this is the first study performed using the Atlas tool on such high- $\kappa$ -based DG structures. The main parameters (mobility, carrier statistics and recombination) were expressed by a set of models universally used for the CMOS technology [13]. Simulation at the circuit level has been performed using the Mixed-Mode module [13], which allows simulating the static and transient behavior of small circuits. Since compact models for DG MOSFET are not implemented in Mixed-Mode, both the NMOSFET and the PMOSFET which compose the CMOS inverter have been numerically simulated.




Fig. 1. (a) Schematics of DG MOSFET and associated geometrical parameters used in this work; (b) schematics of a CMOS inverter based on DG MOSFETs.

Table 1  
Geometrical parameters of the dielectric stack for the DG structures considered in this work

Single-layer gate dielectrics ( $t_{\text{ox}} = 0$ )		Double-layer gate dielectrics ( $t_{\text{ox}} = 5 \text{ \AA}$ )		Double-layer gate dielectrics ( $t_{\text{ox}} = 6 \text{ \AA}$ )		$\kappa$	EOT ( $\text{\AA}$ )
Name	$t_{\text{hk}} (\text{\AA})$	Name	$t_{\text{hk}} (\text{\AA})$	Name	$t_{\text{hk}} (\text{\AA})$		
REF	0.0	–	–	–	–	–	8.0
K10	20.5	–	7.69	–	5.13	10	8.0
K20	40.1	–	15.38	–	10.25	20	8.0
K30	61.5	–	23.08	–	15.38	30	8.0
K50	102.6	–	38.46	–	25.64	50	8.0
K70	143.6	–	53.85	–	35.90	70	8.0
K100	205.2	A	76.9	B	57.3	100	8.0

Download English Version:

<https://daneshyari.com/en/article/1485467>

Download Persian Version:

<https://daneshyari.com/article/1485467>

[Daneshyari.com](https://daneshyari.com)