

Available online at www.sciencedirect.com

Scripta Materialia 68 (2013) 333-336

SciVerse ScienceDirect



www.elsevier.com/locate/scriptamat

## Combinatorial screening of work functions in Ta-C-N/HfO<sub>2</sub>/Si advanced gate stacks

K.-S. Chang,<sup>a,b,\*</sup> M.L. Green,<sup>c</sup> I. Levin<sup>c</sup> and S. De Gendt<sup>d</sup>

<sup>a</sup>Department of Materials Science & Engineering, National Cheng Kung University (NCKU), Tainan, Taiwan

<sup>b</sup>Promotion Center for Global Materials Research (PCGMR), National Cheng Kung University (NCKU), Tainan, Taiwan

<sup>c</sup>Materials Measurement Laboratory, National Institute of Standards and Technology (NIST), Gaithersburg, MD 20899, USA

<sup>d</sup>IMEC vzw, Kapeldreef 75, B-3001 Leuven, Belgium

Received 29 August 2012; revised 2 November 2012; accepted 5 November 2012 Available online 10 November 2012

This paper reports a comprehensive investigation into the effects of the C and N contents and temperature anneals on the electrical characteristics of Ta–C–N/HfO<sub>2</sub>/Si advanced gate stacks (equivalent oxide thicknesses of  $\sim$ 1.0–1.6 nm) using a combinatorial methodology. The work functions ( $\Phi_m$ ) of Ta–C–N, with higher C and N, can be tuned up to  $\sim$ 5.1 eV after 900 °C anneals, suggesting a promising p-type gate metal for complementary metal–oxide semiconductor applications. © 2012 Acta Materialia Inc. Published by Elsevier Ltd. All rights reserved.

Keywords: Sputtering; Refractory metals; Thin films; Electrical properties; Combinatorial methodology

Continued Moore's law scaling of integrated circuit devices has given rise to gate stack problems, such as high leakage current density  $(J_L)$  in SiO<sub>2</sub> dielectrics and depletion in polycrystalline silicon (poly Si) metal gates [1–4]. There has thus been much research on advanced materials to replace SiO<sub>2</sub> and poly Si with high-dielectric-constant ( $\kappa$ ) gate dielectrics and metal gate electrodes, respectively. Numerous dielectrics, such as HfO<sub>2</sub> and Hf–Si–O, have been identified as promising candidates to replace SiO<sub>2</sub> [3,5]. However, the search for suitable metal gate electrodes is not as advanced [6].

Ta–C–N films possess several attractive properties, such as tunable work functions ( $\Phi_m$ ), high conductivity and high thermal stability, which make them good candidates as metal electrodes for advanced gate stacks [7–9]. For high-performance or advanced multigate complementary–metal–oxide–semiconductor (CMOS) devices, the  $\Phi_m$  of metal gate electrodes must be controlled near the conduction band ( $E_C$ )/valence band ( $E_V$ ) or in the bandgap of Si [10]. Either application requires the accurate tuning of  $\Phi_m$  to reduce the threshold voltage ( $V_{\rm th}$ ) to minimize power consumption. In addi-

\* Corresponding author at: Department of Materials Science & Engineering, National Cheng Kung University (NCKU), Tainan, Taiwan. Tel.: +886 6 2757575x62922; fax: +886 6 2346290; e-mail: kschang@mail.ncku.edu.tw tion, an equivalent oxide thickness (EOT) of gate stacks of  $\leq 1$  nm is expected for future advanced logic technology applications [11].

Ta–C–N represents a large composition parameter space, the  $\Phi_m$  of which is a function of its stoichiometry and can also be tuned by the properties of an underlying dielectric [9,12]. Therefore, a comprehensive determination of the  $\Phi_m$  of Ta–C–N deposited on a gate dielectric (EOT  $\leq 1$  nm) is not trivial. Combinatorial methodology enables efficient generation of a wide and uniform set of samples, and thus allows rapid screening [13– 15]. In this paper, we use this technology to rapidly and systematically explore the influence of the C and N contents and temperature anneals on  $\Phi_m$  of Ta–C– N gate metal electrodes on the dielectrics (HfO<sub>2</sub>/Si (~1 nm  $\leq$  EOT  $\leq$  ~1.6 nm)) and compare the result with that of the Ta–C–N/HfO<sub>2</sub>/SiO<sub>2</sub>/Si gate stack.

Ta–C–N thin film composition spreads ("libraries"), about 50 nm thick, were fabricated at room temperature in a radio-frequency reactive magnetron sputtering system.<sup>1</sup> Figure 1(a) is a top view of the metal–oxide–semi-

<sup>&</sup>lt;sup>1</sup>Certain commercial equipment, instruments or materials are identified in this document. Such identification does not imply recommendation or endorsement by the National Institute of Standards and Technology, nor does it imply that the products identified are necessarily the best available for the purpose.



Figure 1. Schematic drawing of the library: (a) top view of a library with hundreds of MOSCAPS; (b, c) side views of  $Ta-C-N/HfO_2/Si$  and  $Ta-C-N/HfO_2/SiO_2/Si$  capacitor structures.

conductor capacitor (MOSCAP) layout of a typical library. Each library sample was  $15 \text{ mm} \times 15 \text{ mm}$  in size, and contained a  $40 \times 60$  array of MOSCAPs. A stainless steel shadow mask with hundreds of openings (150 µm diameter, 500 µm apart) was used to make in situ MOS-CAPs. Each dot represents a MOSCAP, and the gate electrode composition is continuously changing along the y-direction, as indicated in the figure using a false fading-out color from TaN<sub>x</sub>-rich to CN<sub>y</sub>-rich, whereas it is approximately constant along the x-direction. For systemically studying the effect of the C and N content and the interfacial SiO<sub>2</sub> on extraction of  $\Phi_m$ , several identical Ta–C–N gate electrode library films were deposited on different dielectric stacks: HfO<sub>2</sub>(ALD, 3, 4, 5, 6 nm)/Si stacks (Fig. 1(b)) and-HfO<sub>2</sub>(ALD, 3 nm)/SiO<sub>2</sub>(ISSG, 4, 5, 6, 8 or 10 nm)/Si stacks (Fig. 1(c)). All libraries were subjected to a forming gas anneal (90% N<sub>2</sub> and 10% H<sub>2</sub>) at 400 °C for 30 min to minimize interface state density  $(D_{it})$ . Details of the library processing can be found elsewhere [16,17]. Rapid thermal anneals (RTAs) at 900 and 950 °C for 10 s were implemented to determine the thermal stability of the Ta-C-N/HfO<sub>2</sub>/Si and Ta-C-N/ HfO<sub>2</sub>/SiO<sub>2</sub>/Si gate stacks.

High-resolution transmission electron microscopy (HRTEM) was employed to examine the interfaces in the multilayered gate stack structures. Electron energy loss spectroscopy (EELS) data was recorded using a post-column energy filter in a configuration that yields a collection of spatially resolved spectra across the layer stack (i.e. a spectrum-line). Other analyses for the libraries, such as composition and phase structure, have been published elsewhere [18].

A semi-automatic probe station (Summit 12000B-AP, Cascade Microtech, Inc.)<sup>1</sup> was programmed to measure several hundred MOSCAPs automatically on each library sample. An inductance–capacitance–resistance (LCR) meter, with a parallel resistance–capacitance circuit mode and an alternating current modulation signal level set at 50 mV, was used to measure the capacitance– voltage (C–V) characteristics. To avoid series resistance, a frequency of 1 kHz was used. The measured C–V curves were fitted using a standard program [19] to extract the EOT and flat-band voltage ( $V_{\rm fb}$ ), which allows the extraction of  $\Phi_{\rm m}$  [16].

Figure 2 shows representative HRTEM images, and the EELS spectra of the Ta–C–N/HfO<sub>2</sub>(3 nm)/ SiO<sub>2</sub>(5 nm)/Si sample, recorded near the middle of the library ( $\sim$ Ta<sub>0.59</sub>C<sub>0.25</sub>N<sub>0.16</sub>), after forming gas annealing



**Figure 2.** HRTEM and EELS spectrum-line images recorded close to the middle of Ta–C–N/HfO<sub>2</sub>(3 nm)/SiO<sub>2</sub>(5 nm)/Si, i.e.  $\sim$ Ta<sub>0.59</sub>C<sub>0.25</sub> N<sub>0.16</sub>. (a) HRTEM images after FGA; (b) EELS spectrum-line images after FGA; (c) HRTEM images after a 950 °C RTA.

(FGA) and 950 °C RTA. Additional HRTEM images have been published elsewhere [18]. As shown in Figure 2(a), after FGA, the Ta–C–N/HfO<sub>2</sub> and HfO<sub>2</sub>/ SiO<sub>2</sub> interfaces remain relatively sharp. The HfO<sub>2</sub> layer is largely amorphous, with only a few occasional crystallites visible in the image, whereas the Ta-C-N layer exhibits some crystallinity. EELS spectrum lines (Fig. 2(b)) for each constituent layer exhibit chemically sharp interfaces (Hf and Ta O<sub>2.3</sub> core edges), suggesting that no significant interfacial interactions occurred after FGA. As seen in Figure 2(c), after 950 °C RTA, both the Ta-C-N and HfO<sub>2</sub> layers are fully crystallized. EELS spectra from this sample also confirm a lack of significant chemical interactions across the interfaces, but reveal pronounced oxidation of the Ta-C-N layer (not shown). Oxidation of the Ta-C-N layer affects the electrical properties of the gate stacks, as will be discussed later.



**Figure 3.** EOT and  $V_{\rm fb}$  maps from Ta–C–N/HfO<sub>2</sub>(4 nm)/Si library after 900 °C: (a) extracted EOT map; (b) extracted  $V_{\rm fb}$  map.

Download English Version:

https://daneshyari.com/en/article/1498825

Download Persian Version:

https://daneshyari.com/article/1498825

Daneshyari.com