Contents lists available at [ScienceDirect](http://www.sciencedirect.com/science/journal/09684328)

Micron

iournal homepage: www.elsevier.com/locate/micron

Carrier density distribution in silicon nanowires investigated by scanning thermal microscopy and Kelvin probe force microscopy

micron

Grzegorz Wielgoszewski a,*,1, Piotr Pałetko a,*, Daniel Tomaszewski b, Michał Zaborowski b, Grzegorz Jóźwiak^a, Daniel Kopiec^a, Teodor Gotszalk^a, Piotr Grabiec^b

a Wrocław University of Technology, Faculty of Microsystem Electronics and Photonics, ul. Z. Janiszewskiego 11/17, PL-50372 Wrocław, Poland ^b Instytut Technologii Elektronowej – ITE Warsaw, Division of Silicon Microsystem and Nanostructure Technology, al. Lotników 32/46, PL-02668 Warsaw, Poland

ARTICLE INFO

Article history: Received 11 January 2015 Received in revised form 15 August 2015 Accepted 20 August 2015 Available online 24 August 2015

Keywords: Silicon nanowires Scanning thermal microscopy Kelvin probe force microscopy Carrier density distribution Pinch-off effect

a b s t r a c t

The use of scanning thermal microscopy (SThM) and Kelvin probe force microscopy (KPFM) to investigate silicon nanowires (SiNWs) is presented. SThM allows imaging of temperature distribution at the nanoscale, while KPFM images the potential distribution with AFM-related ultra-high spatial resolution. Both techniques are therefore suitable for imaging the resistance distribution. We show results of experimental examination of dual channel n-type SiNWs with channel width of 100 nm, while the channel was open and current was flowing through the SiNW. To investigate the carrier distribution in the SiNWs we performed SThM and KPFM scans. The SThM results showed non-symmetrical temperature distribution along the SiNWs with temperature maximum shifted towards the contact of higher potential. These results corresponded to those expressed by the distribution of potential gradient along the SiNWs, obtained using theKPFMmethod. Consequently, non-uniformdistribution of resistance was shown, being a result of non-uniform carrier density distribution in the structure and showing the pinch-off effect. Last but not least, the results were also compared with results of finite-element method modeling.

© 2015 Elsevier Ltd. All rights reserved.

1. Introduction

Along with the expansion of semiconductor industry and the development of manufacturing technology of integrated circuits new diagnostic methods have been continuously emerging. However, as a result of miniaturization the final devices have become extremely complex, so that the in situ investigation of many of them has turned out to be impossible. Therefore, finite-element method (FEM) modeling techniques replaced standard experimental methods at the nanoscale $e.g.,$ in evaluating the carrier density distribution or heat flow in working semiconductor devices. Nevertheless, experimental confirmation of modeled phenomena is always desirable and should strengthen the FEM usability. More-

[http://dx.doi.org/10.1016/j.micron.2015.08.004](dx.doi.org/10.1016/j.micron.2015.08.004) 0968-4328/© 2015 Elsevier Ltd. All rights reserved.

over, linking empirical results to modeled ones should enable establishment of new diagnostic methods, which can be later used in evaluation of newly constructed nanodevices.

Predictions of the behavior of metal-oxide-semicondutor fieldeffect transistors (MOSFETs), compared with results of standard electrical investigations, have been published since 1960s [\(Sah,](#page--1-0) [1964\),](#page--1-0) accompanied with the analyses of the pinch-off effect present in the channel of such transistors ([Booth](#page--1-0) [and](#page--1-0) [White,](#page--1-0) [1984;](#page--1-0) [Reddi](#page--1-0) [and](#page--1-0) [Sah,](#page--1-0) [1965\).](#page--1-0) However, for a long time any direct investigation of these devices and effects was not possible due to closed construction and lack of high-resolution experimental methods. Attempts were made in early 1990s with use of micro-Raman spectroscopy [\(Ostermeir](#page--1-0) et [al.,](#page--1-0) [1992\),](#page--1-0) spatial resolution of which was still not sufficient. Introduction and development of scanning probe microscopy methods provided means to e.g., map the temperature distribution in a MOSFET, which could be connected to its electrical properties ([Aubry](#page--1-0) et [al.,](#page--1-0) [2007;](#page--1-0) [Hendarto](#page--1-0) et [al.,](#page--1-0) [2005;](#page--1-0) [Lai](#page--1-0) [and](#page--1-0) [Majumdar,](#page--1-0) [1996\);](#page--1-0) however, these maps and profiles could be still affected by the standard construction of the transistor, having the channel covered by the gate electrode. Moreover, the results of nMOSFET investigations by SThM, shown by [Hendarto](#page--1-0) et [al.](#page--1-0) [\(2005\)](#page--1-0) are described by those authors as only possibly being explained by the pinch-off effect, as no comparisons enabling further conclusions were presented. In addition to transistors, in past 10 years vari-

Abbreviations: SThM, scanning thermal microscopy; P-SThM, passive-mode scanning thermal microscopy; KPFM, kelvin probe force microscopy; AFM, atomic force microscopy; SiNW, silicon nanowire; FEM, finite-element method; (MOS)FET, (metal-oxide-semiconductor) field-effect transistor.

Corresponding authors at: Wrocław University of Technology, Faculty of Microsystem Electronics and Photonics, Wrocław, Poland. Fax: +48 71 328 3504.

E-mail addresses: Grzegorz.Wielgoszewski@pwr.edu.pl (G. Wielgoszewski), Piotr.Paletko@pwr.edu.pl (P. Pałetko).

¹ Present address: School of Physics, University College Dublin, Science Centre North, Belfield, Dublin 4, Ireland.

Fig. 1. (a) SEM image of a NW2-type nanowire, (b) bare SiNW before the deposition of silicon nitride layer, (c and d) tapping-mode AFM images of the investigated nanowire structures.

ous types of semiconductor nanowires have been investigated with regard to their electrical ([Fan](#page--1-0) [and](#page--1-0) [Lu,](#page--1-0) [2005;](#page--1-0) [Lee](#page--1-0) et [al.,](#page--1-0) [2012;](#page--1-0) [Mody](#page--1-0) et [al.,](#page--1-0) [2008;](#page--1-0) [Tsai](#page--1-0) et [al.,](#page--1-0) [2011\)](#page--1-0) and, separately, self-heating properties ([Karg](#page--1-0) et [al.,](#page--1-0) 2013; Menges et al., [2012;](#page--1-0) [Puyoo](#page--1-0) et al., [2011;](#page--1-0) [Soudi](#page--1-0) et al., [2011\).](#page--1-0) Moreover, the development of new types of transistors and the basic physical investigation require advanced modeling of the semiconductor structures [\(Cahill](#page--1-0) et [al.,](#page--1-0) [2014;](#page--1-0) [Kolluri](#page--1-0) et [al.,](#page--1-0) [2007;](#page--1-0) [Pop](#page--1-0) et [al.,](#page--1-0) [2006,](#page--1-0) [2005\).](#page--1-0)

In the paper, we present results of investigations of silicon nanowires, carried out using scanning thermal microscopy (SThM) and, as a supporting method, by Kelvin probe force microscopy (KPFM). These two methods are based on atomic force microscopy (AFM) and enable simultaneous imaging of surface topography and, respectively, surface temperature map and surface potential distribution. The main advantage of both methods is that they provide sub-micrometer resolution, basically in the range of tenths of nanometers ([Shi](#page--1-0) et [al.,](#page--1-0) [2001;](#page--1-0) [Zerweck](#page--1-0) et [al.,](#page--1-0) [2005\).](#page--1-0) Hence, detailed imaging along a nanowire is possible. Both temperature and potential gradient are linked to the local resistance of a working nanowire (i.e., with current flowing through it). Therefore, based on the temperature and potential maps, the carrier density distribution along the nanowires can be shown qualitatively. In the paper we present results revealing the pinch-off effect, which is confirmed by results of FEM modeling of the investigated structures.

2. Fabrication of silicon nanowires

The silicon nanowires were manufactured using CMOScompatible pattern definition by edge oxidation (PaDEOx) process, developed in ITE Warsaw ([Zaborowski](#page--1-0) et [al.,](#page--1-0) [2009\).](#page--1-0) In this process the SiNWs were first etched in SOI p-type wafers using plasma Bosch etching process and a $SiO₂$ hard mask. Secondly, the p-type 100 nm wide nanowire structures were overcompensated to ntype by doping with phosphorus ions. Afterwards, 14-nm thermal oxide layer was grown and a 14-nm thin layer of silicon nitride

Fig. 2. Electrical connections to the SiNW; please note bulk acting as a gate.

was deposited in LP-CVD process. The fabrication process of the SiNWs was thoroughly described elsewhere ([Zaborowski](#page--1-0) et [al.,](#page--1-0) [2012\).](#page--1-0) Eventually, the electronic structure of the SiNWs could be described as n^+ – $n - n^+$ junction-less FET with the Si handle wafer acting as a back gate electrode. In Fig. 1a and b, the SEM images of the SiNWs are presented, showing the general view of the structure and a close-up of a SiNW.

In the presented experiments, two types of nanowires have been investigated. Let NW1 indicate nanowires that were 23 μ m long and had 100 nm in width, while NW2–nanowires with length of 11μ m and width of 100 nm as well. The thickness of both NW1 and NW2 was 160 nm. For reference, tapping-mode AFM images of the investigated structures are shown in Fig. 1c and d.

3. Experimental set-up

3.1. AFM-based experiments

The experiments involving use of scanning thermal microscopy and Kelvin probe force microscopy were carried out using a Veeco Nanoman VS atomic force microscope with a Nanoscope V conDownload English Version:

<https://daneshyari.com/en/article/1588759>

Download Persian Version:

<https://daneshyari.com/article/1588759>

[Daneshyari.com](https://daneshyari.com/)