Contents lists available at ScienceDirect

### Thin Solid Films

journal homepage: www.elsevier.com/locate/tsf

# The effect of Al<sub>2</sub>O<sub>3</sub> passivation layer in pulsed-laser-deposited ZrO<sub>2</sub> films on n-GaAs substrate as a function of post-annealing temperature

Jimin Chae <sup>a</sup>, Hyo-Jin Kim <sup>a,1</sup>, Sang Han Park <sup>a</sup>, Sang Wan Cho <sup>b</sup>, Mann-Ho Cho <sup>a,\*</sup>

<sup>a</sup> Institute of Physics and Applied Physics, Yonsei University, Seoul 120-749, Republic of Korea

<sup>b</sup> Department of Physics, Yonsei University, 1 Yonseidae-gil, Wonju-si, Gangwon-do 220-710, Republic of Korea

#### ARTICLE INFO

Article history: Received 20 August 2013 Received in revised form 14 February 2014 Accepted 14 February 2014 Available online 21 February 2014

Keywords: Pulsed laser deposition Gallium arsenide Passivation layer Zirconium oxide

#### ABSTRACT

We investigated the thermal stability of ZrO<sub>2</sub>/GaAs structures deposited by pulsed laser deposition as a function of the post-annealing temperature. During the annealing process the interfacial layer between the pulsed laser deposited  $ZrO_2$  thin film and GaAs substrate increased significantly at the temperature of 500 °C, and the  $ZrO_2$  thin film became fully crystallized to the monoclinic phase at the temperature of 600 °C. This resulted in the degradation of electrical properties such as the leakage current and the breakdown voltage, and an interfacial trap charge density. In order to improve the thermal stability, we pre-deposited an Al<sub>2</sub>O<sub>3</sub> passivation layer by atomic layer deposition followed by pulsed laser deposited  $ZrO_2$  deposition. The amorphous Al<sub>2</sub>O<sub>3</sub> passivation layer hindered the crystallization of the  $ZrO_2$  thin film during the annealing process, significantly improving the electrical characteristics of the resulting structure compared to the  $ZrO_2/GaAs$  structures without an Al<sub>2</sub>O<sub>3</sub> passivation layer. In particular, the interfacial reaction was effectively suppressed up to a temperature of 600 °C so that the interface trap charge density was significantly decreased due to the low oxygen diffusivity of Al<sub>2</sub>O<sub>3</sub> layer.

© 2014 Elsevier B.V. All rights reserved.

#### 1. Introduction

Ultimate scaling down of Si metal-oxide-semiconductor (MOS) transistors faces too many challenges, such as an increase in leakage current by direct tunneling of electrons, power consumption, and high operating speed [1-3]. To address these challenges, many channel materials and gate dielectric materials are currently being investigated by several research groups. III-V compound semiconductors, such as GaAs. InP. and InGaAs are receiving enormous attention as probable channel materials. Among those semiconductors, GaAs is applicable to n-type high-speed devices due to its high electron mobility (8500  $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ ) and low power consumption. However, GaAs-based MOS devices lack stability and high quality native oxides in comparison to SiO<sub>2</sub> on Si. Therefore, numerous efforts have been made to find promising gate dielectric material with a large bandgap and a high dielectric constant (high-k) to reduce leakage current and obtain a high capacitance. Among these high-k materials, ZrO<sub>2</sub> is one of the most attractive candidates due to its high-k value (~25) and large bandgap (5.8 eV) [4].

The thermal instability of the interface between GaAs substrate and various gate oxides such as HfO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, TiO<sub>2</sub>, etc. has been

E-mail address: mh.cho@yonsei.ac.kr (M.-H. Cho).

reported [5-8]. Reported data shows that Ga oxides or As oxides formed during the thermal process induce a high density of interface charge traps that cause Fermi level pinning [9,10]. Several studies have used a surface treatment to reduce the interfacial charge traps before oxide film deposition. An ammonium sulfide was treated on GaAs substrate before the deposition of TiO<sub>2</sub> film to decrease interface defects effectively [8,11]. Nitridation is also expected to help decrease interfacial defects by a curing process [12–14]. In the present, insulting the passivation laver between the high-k film and the substrate has been suggested to improve thermal stability and adjust the proper band offset. Si is one of proposed materials for the passivation layer, because Si-interfacial passivation layer can reduce the interface state density and prevent Fermi level pinning at the interface between GaAs and a high-k oxide film by suppressing thermal oxidation due to Si-As bonding during the thermal process [15-18]. On the other hand, oxide films have been also suggested for passivation layers to prevent thermal oxidation due to residual oxygen that diffuses into the interface through the highk film during the thermal process. Some researchers have proposed that Al<sub>2</sub>O<sub>3</sub> film, which has low diffusivity and remarkable thermal stability, be pre-deposited before high-k film deposition to reduce interfacial defects, while other authors have suggested post-deposition of oxide film to cap the high-k film from the diffusion of residual oxygen during the thermal process [19–22]. Al<sub>2</sub>O<sub>3</sub> passivation or capping layer is deposited mainly by atomic layer deposition (ALD). ALD process facilitates the deposition of uniformly ultrathin oxide film with a clean interface and low defect levels.







<sup>\*</sup> Corresponding author. Tel.: +82 2 2123 5610.

<sup>&</sup>lt;sup>1</sup> Present address: Samsung Display Co., Cheonan Campus, 465, Beonyeong-ro, Seobuk-gu, Cheonan-si, Chungcheongnam-do 331-710, Republic of Korea.

There are several reports for ZrO<sub>2</sub>/GaAs system deposited using various methods. Dalapati et al. investigated the interfacial characteristics and electrical characteristics of a sputtered ZrO<sub>2</sub> gate dielectric on a p-GaAs substrate and showed that a Si-passivation layer improved the interface quality [23]. Kundu et al. also studied on the ZrO<sub>2</sub>/GaAs system deposited by the sol-gel process and its interface engineering with a ZnO interface passivation layer [24,25]. In this paper, we investigated the thermal stability of ZrO<sub>2</sub>/GaAs deposited by pulsed laser deposition (PLD) process as a function of annealing temperature. We focused on the structural and chemical bonding properties of ZrO<sub>2</sub> film and the interfacial reaction between ZrO<sub>2</sub> and GaAs substrate. In addition, to improve interfacial characteristics, we investigated the effect of the interfacial passivation layer deposited by atomic layer deposition before ZrO<sub>2</sub> deposition as a function of the post-annealing temperature. Improved interfacial characteristics afforded by the interfacial passivation layer were also verified by electrical measurements. Conducting process of charge carriers and the distribution of defects were investigated by using metal oxide semiconductor capacitor structure with TiN electrode.

#### 2. Experimental details

We used N-type GaAs (100) (Si-doped with concentration of  $1 \times 10^{18}$  cm<sup>-3</sup>) wafer as a substrate. After immersing the substrate in a buffed oxide etchant (NH<sub>4</sub>F: HF = 6:1) solution for 1 min and rinsing with deionized water, ZrO<sub>2</sub> thin film was deposited with a PLD system. During the deposition process, the substrate was heated to a temperature of 200 °C and the O<sub>2</sub> pressure was maintained at 0.667 Pa. An Al<sub>2</sub>O<sub>3</sub> interfacial passivation layer was deposited at the substrate temperature of 270 °C using ALD with trimethylaluminium and deionized water precursors. Post-deposition annealing (PDA) process was conducted by rapid thermal annealing (RTA) at 500 °C and 600 °C for 1 min under N<sub>2</sub> (99.9999%) ambient. A MOS capacitor structure was produced by fabricating a TiN electrode using the lift-off method. The deposited TiN electrode was a square with a length of 80 µm and a thickness of 120 nm.

Changes in structural properties of PLD-ZrO<sub>2</sub>/GaAs and PLD-ZrO<sub>2</sub>/ALD-Al<sub>2</sub>O<sub>3</sub>/GaAs as a function of annealing temperature were investigated by high-resolution transmission electron microscopy (HR-TEM) with fast Fourier transformation (FFT) images (JEM-2100F) at an accelerating voltage of 200 keV. X-ray diffraction (XRD) patterns were taken by a  $\theta/2\theta$  scan with a monochromatic Cu K $\alpha$  radiation source and a wavelength of 0.15418 nm. The chemical structure of the film and interface between the oxides and the substrate were investigated by high-resolution X-ray photoelectron spectroscopy (HR-XPS) with monochromatic Al K $\alpha$  source (1486.6 eV) run at 15 kV and 1.67 mA varying the take-off

angle. The higher the take-off angle, the deeper is the effective sampling depth in XPS spectra [26,27]. XPS spectra were compensated with C1s bonding energy of 285 eV. We fitted all XPS spectra with mixed Lorentzian–Gaussian curves and a Shirley background by using Fitt-win software. The full width at half maximum (FWHM) of the Lorentzian peaks was assumed to be the same for each curve to 0.1 eV. The FWHM for Gaussian peaks was 0.9–1.2 eV and was similar for each curve. Electrical properties of films, such as voltage breakdown and capacitance value, were obtained by measuring current–voltage (J–V) curves by using Model 2400 SourceMeter of Keithley Instruments Inc. and capacitance–voltage (C–V) curves at 100 kHz using E4980A Precision LCR meter of Agilent Technologies, Inc. To verify the decrease of defect states, conductance measurements were performed in the frequency range of 1 kHz to 1 MHz using the same LCR meter [28].

#### 3. Results and discussion

We obtained HR-TEM images to investigate the structural changes after the annealing process of ZrO<sub>2</sub>/GaAs without an Al<sub>2</sub>O<sub>3</sub> passivation layer. Cross-sectional HR-TEM micrographs of (a) as-grown and samples post-annealed at (b) 500 °C and (c) 600 °C are shown in Fig. 1. The deposited ZrO<sub>2</sub> thin films on the GaAs (100) substrate had a uniform thickness of 4 nm. An abrupt interface without any interfacial layer was observed in the as-grown samples, while the thickness of the interfacial layer increased enormously during the PDA process: the thicknesses of the interfacial layers at the annealing temperatures of 500 °C and 600 °C were 8.5 nm and 9.5 nm, respectively. These thick interfacial layers have not been reported using other deposition techniques such as the sputtering method or the sol-gel process [23,25]. The thickness of this layer is likely due to the fast diffusion of oxygen atoms through the crystalline ZrO<sub>2</sub> films and the residual oxygen incorporated in the interface by ambient  $O_2$  during the PLD process. The inset in Fig. 1(c) is the FFT image of the ZrO<sub>2</sub> film after the PDA process at 600 °C. Although we could only acquire the clear FFT image of the sample that underwent PDA temperature of 600 °C, the crystallized structure of ZrO<sub>2</sub> was partially found in all samples. The structure of the crystallized ZrO<sub>2</sub> thin film based on the analysis of the diffraction pattern is consistent with a monoclinic crystal structure (a = 0.5142 nm,  $b = 0.52 \text{ nm}, c = 0.5311 \text{ nm}, and \beta = 97^{\circ})$  [29]. Additionally, the crystalline structure was examined by XRD (Fig. 1(d)) and we obtained three peaks at 24.89°, 32.28°, and 43.87°, representing the  $ZrO_2$  (110), (111), and (-112) directions of monoclinic phase, respectively. These results indicate that the ZrO<sub>2</sub> film in the ZrO<sub>2</sub>/GaAs structures gradually crystallized to a fully monoclinic phase at the temperature of 600 °C. TEM images of the ZrO<sub>2</sub> film of the as-



Fig. 1. (a)–(c). Cross-sectional HR-TEM photographs of PLD-ZrO<sub>2</sub>/GaAs structures as a function of the annealing temperature. Inset of (c) is a FFT image of ZrO<sub>2</sub> thin films. (d). X-ray diffraction patterns to show the crystalline structure of ZrO<sub>2</sub>.

Download English Version:

## https://daneshyari.com/en/article/1665452

Download Persian Version:

https://daneshyari.com/article/1665452

Daneshyari.com