



## Fabrication of enhancement-mode AlGaIn/GaN high electron mobility transistors using double plasma treatment

Jong-Won Lim <sup>a,\*</sup>, Ho-Kyun Ahn <sup>a</sup>, Seong-il Kim <sup>a</sup>, Dong-Min Kang <sup>a</sup>, Jong-Min Lee <sup>a</sup>, Byoung-Gue Min <sup>a</sup>, Sang-Heung Lee <sup>a</sup>, Hyung-Sup Yoon <sup>a</sup>, Chull-Won Ju <sup>a</sup>, Haecheon Kim <sup>a</sup>, Jae-Kyoung Mun <sup>a</sup>, Eun-Soo Nam <sup>a</sup>, Hyung-Moo Park <sup>a,b</sup>

<sup>a</sup> Photonic/Wireless Convergence Components Dept., IT Materials & Components Lab., Electronics and Telecommunications Research Institute, Daejeon 305-700, Republic of Korea

<sup>b</sup> Division of Electronics and Electrical Engineering, Dongguk University, Seoul, Republic of Korea

### ARTICLE INFO

Available online 1 May 2013

#### Keywords:

AlGaIn/GaN  
High-electron-mobility transistor  
Gate  
Plasma  
Recess  
Cutoff frequency  
Maximum oscillation frequency

### ABSTRACT

We report the fabrication and DC and microwave characteristics of 0.5 μm AlGaIn/GaN high electron mobility transistors using double plasma treatment process. Silicon nitride layers 700 and 150 Å thick were deposited by plasma-enhanced chemical vapor deposition at 260 °C to protect the device and to define the gate footprint. The double plasma process was carried out by two different etching techniques to obtain enhancement-mode AlGaIn/GaN high electron mobility transistors with 0.5 μm gate lengths. The enhancement-mode AlGaIn/GaN high electron mobility transistor was prepared in parallel to the depletion-mode AlGaIn/GaN high electron mobility transistor device on one wafer. Completed double plasma treated 0.5 μm AlGaIn/GaN high electron mobility transistor devices fabricated by dry etching exhibited a peak transconductance, gm, of 330 mS/mm, a breakdown voltage of 115 V, a current-gain cutoff frequency ( $f_T$ ) of 18 GHz, and a maximum oscillation frequency ( $f_{max}$ ) of 66 GHz.

© 2013 Elsevier B.V. All rights reserved.

### 1. Introduction


As a promising candidate for next generation power device materials, GaN have attracted much research interest due to the inherent advantages of a high critical electric field and a high electron mobility compared to those of Si. In particular, AlGaIn/GaN high electron mobility transistor (HEMT) is a promising power device because it has a high voltage and high power density. For power electronics applications, enhancement-mode (E-mode) operation is strongly required to simplify the design of driving circuits. However, it is difficult to obtain E-mode operation with a low on-state resistance and a high breakdown voltage. Recently, some groups have demonstrated enhancement-mode GaN-based electric devices [1]. Several technologies for the enhancement-mode operation of the AlGaIn/GaN HEMTs have been reported such as using a thin AlGaIn barrier layer [2–4], a recessed gate structure [5,6], and using a fluoride-based plasma treatment [7,8]. One technique to increase the transconductance is to minimize the distance from the gate to the active channel of the transistor by etching a gate recess. Often a gate recess process is required to etch away a highly doped contact layer which is grown on the upper AlGaIn layer to increase field induced band shift. This gate recess process

is one of the most critical steps in the fabrication of recessed AlGaIn/GaN HEMTs because it determines the threshold voltage and the gate leakage current of the device. Therefore, the accurate control of the recess etching depth is required for realization of the normally-off operation. However, these recessed devices have very low threshold voltage and large gate leakage current. The key processing step is to produce low damage gate-recess etching of AlGaIn. For the gate recess step during device fabrication, the inertness of GaN materials to chemicals dictates the use of dry etching techniques which involve energetic particles. The use of plasma may create surface damage leading to increase in gate leakage and the creation of traps which may limit the performance of the devices. The use of low energy ions as found in inductively-coupled-plasma (ICP) in conjunction with post-etch anneal can alleviate damage problems significantly. Control of the ICP step is another important fact for getting well recessed gates.

CF<sub>4</sub> plasma has been involved in the processing of AlGaIn/GaN HEMTs, mainly for dry etching the SiN<sub>x</sub> dielectric layer. Recently, a simple approach based on a surface selective CF<sub>4</sub> plasma treatment of the AlGaIn/GaN HEMT gate area was introduced to reduce the gate leakage current [9] and current collapse [10]. It was recently discovered that CF<sub>4</sub> plasma treatment plays an important role in the electrical behavior of AlGaIn/GaN HEMTs. The CF<sub>4</sub> plasma treatment has been demonstrated to shift the threshold voltage of AlGaIn/GaN HEMTs toward positive bias, thus enabling enhancement-mode operation [7,11–13]. Additionally, it

\* Corresponding author.

E-mail address: [jwlim@etri.re.kr](mailto:jwlim@etri.re.kr) (J.-W. Lim).



was reported that exposure of AlGaN/GaN HEMTs to CF<sub>4</sub> plasma prior to gate metallization can significantly suppress gate leakage [14].

In this study, we demonstrate the fabrication of enhancement-mode AlGaN/GaN HEMTs using double plasma treatment process. The AlGaN/GaN HEMTs with different recess etching treatments, including BCl<sub>3</sub>/Cl<sub>2</sub> plasma and low damage CF<sub>4</sub> plasma etching, were fabricated and compared with BCl<sub>3</sub>/Cl<sub>2</sub> plasma recessed devices. To achieve the AlGaN/GaN HEMTs from depletion-mode (D-mode) to E-mode, the dielectric etch and gate recess processes have been adopted include two separate plasma treatment steps. It will be shown that E-mode AlGaN/GaN HEMTs fabricated using double plasma treatment process exhibit good DC and microwave characteristics.

## 2. Experiment

The AlGaN/GaN HEMT epitaxial structure was grown by metal–organic chemical vapor deposition on a 4-in (111) silicon substrate and consists of the following layers: a transition layer, a 2-μm-thick undoped GaN buffer layer, and a 250 Å Al<sub>0.25</sub>Ga<sub>0.75</sub>N Schottky contact layer. Finally, a 20 Å thick undoped GaN cap layer was grown to protect the active layer.

The process flow is illustrated in Fig. 1. At first, device mesa was defined by conventional photolithography. The AlGaN/GaN was etched down to the GaN buffer layer using BCl<sub>3</sub>/Cl<sub>2</sub> plasma dry etching in an ICP system.

The ohmic contact patterns were defined using a lift-off technique. A Ti/Al/Ni/Au metal system was used for the source and drain since it is widely used as an ohmic contact to GaN materials. Prior to the contact deposition, the wafers were cleaned by dipping into a HCl:H<sub>2</sub>O solution; they were then rinsed in deionized water and blown dry with nitrogen. They were loaded into an e-beam evaporation system, and the vacuum system was pumped to  $6.7 \times 10^{-5}$  Pa before contact deposition. Then, the Ti/Al/Ni/Au ohmic contact structure was deposited on the undoped GaN cap layer. The Ti/Al/Ni/Au layer thicknesses were 300, 1000, 300 and 1000 Å. These ohmic contacts were heat-treated by rapid thermal annealing in a nitrogen atmosphere. The ohmic contact alloying was performed 850 °C for 30 s. The contacts were then examined electrically using transmission line model measurements. The specific contact resistivity  $\rho_c$  was  $5.1 \times 10^{-6} \Omega \cdot \text{cm}^2$ . A 700 Å silicon nitride layer was deposited by plasma enhanced chemical vapor deposition at 260 °C to protect the device and to support the gate. The gate footprint patterning was done by conventional photolithography. After development of the resist, the SiN<sub>x</sub> was etched by reactive ion etching system. The SiN<sub>x</sub> layer was etched using CF<sub>4</sub> plasma alone to create a 0.5 μm gate footprint. And then, a 150 Å SiN<sub>x</sub> was deposited on all of the samples to obtain the reduction of gate length. The top of the gate was defined by conventional photolithography. After development of the resist, the gate recess was done by ICP dry etching using a BCl<sub>3</sub>/Cl<sub>2</sub> gas mixture. The gate recessing of sample A was performed using an ICP etching process, and that of sample B was carried out in two steps including a reactive-ion etching (RIE) process. The gate recess is stopped when a predetermined source–drain current is reached. After the gate recess and CF<sub>4</sub> plasma treatment, Ni/Au layers (3600 Å) were deposited and lifted-off. Fig. 2 shows a photograph of fabricated AlGaN/GaN HEMT unit gate with 150 μm wide and two-finger.

## 3. Results and discussion

AlGaN/GaN HEMTs with source-to-drain spacings of 3 μm, source-to-gate spacings of 0.8 μm, gate-to-drain spacings of 1.7 μm, unit gate widths of 150 μm, two gate fingers, and gate lengths of 0.5 μm were fabricated using the conventional photolithography on the AlGaN/GaN HEMT structure. This asymmetric source and drain structure

Fig. 1. Cross-sectional view of the 0.5 μm AlGaN/GaN HEMTs: (a) sample A and (b) sample B.

Download English Version:

<https://daneshyari.com/en/article/1665898>

Download Persian Version:

<https://daneshyari.com/article/1665898>

[Daneshyari.com](https://daneshyari.com)