



# Nano fabricated silicon nanorod array with titanium nitride coating for on-chip supercapacitors



Pai Lu <sup>a</sup>, Per Ohlckers <sup>a</sup>, Lutz Müller <sup>b</sup>, Steffen Leopold <sup>b</sup>, Martin Hoffmann <sup>b</sup>, Kestutis Grigoras <sup>c</sup>, Jouni Ahopelto <sup>c</sup>, Mika Prunnila <sup>c</sup>, Xuyuan Chen <sup>a,\*</sup>

<sup>a</sup> Department of Micro- and Nanosystem Technology, University College of Southeast Norway, Campus Vestfold, Raveien 215, 3184 Borre, Norway

<sup>b</sup> Micromechanical Systems Group, IMN MacroNano®, Technische Universität Ilmenau, PF 100565, D-98694 Ilmenau, Germany

<sup>c</sup> VTT Technical Research Centre of Finland, P. O. Box 1000, FI-02044 VTT, Espoo, Finland

## ARTICLE INFO

### Article history:

Received 25 May 2016

Received in revised form 26 June 2016

Accepted 2 July 2016

Available online 04 July 2016

### Keywords:

Supercapacitor

Silicon nanorod array

TiN nano film

DRIE

ALD

## ABSTRACT

We demonstrate high aspect ratio silicon nanorod arrays by cyclic deep reactive ion etching (DRIE) process as a scaffold to enhance the energy density of a Si-based supercapacitor. By unique atomic layer deposition (ALD) technology, a conformal nanolayer of TiN was deposited on the silicon nanorod arrays as the active material. The TiN coated silicon nanorods as a supercapacitor electrode lead to a 6 times improvement in capacitance compared to flat TiN film electrode.

© 2016 Elsevier B.V. All rights reserved.

## 1. Introduction

The recent boom of Si-based micro energy harvesting systems has promoted an intense technological trend for pursuing self-powered electronic devices [1–4]. In this regard, micro energy storage systems are indispensable, as they will play a crucial role in storing and managing the harvested energy [5–8]. Electrochemical energy storage systems may be one of the best candidates due to their high energy utilization efficiency [9–11]. Currently, microbatteries are the major power source for micro electronic devices even though they suffer from poor rate performance and limited cycle life [12,13]. Supercapacitor, which represents a class of electrochemical energy storage device with high power density and excellent cycling stability, has attracted tremendous interest [14–16]. On-chip supercapacitor with in-plane thin film electrodes now is showing a pathway to replace microbattery utilized previously in microelectronic integrated circuits (IC) [17,18].

Many different materials have been considered for the tailored nanostructures for on-chip electrodes, such as polypyrrole [19,20], carbide-derived porous carbon [21], carbon nanotube forests [22], onion-like carbon [23], and graphene [24]. However, these materials are typically realized by deposition strategies that leave the underlying Si substrate unused and involve non IC compatible processes. This has

stimulated development of supercapacitors based on silicon, where energy density was enhanced by nanofabricating porous silicon [25] and silicon nanowires [26,27]. However, pristine silicon nanostructures suffer from low conductivity and poor chemical stability. Different coating strategies, such as carbonization of the Si nanostructure surface [28,29] and ALD technology [30–34], have been investigated to solve these show-stopper issues, which are suitable for coating high aspect ratio structures required for supercapacitor electrodes. However, carbonization of the Si surface does not provide low resistance and this leads to limited power [28,31]. Whereas, it has been shown recently that TiN coating by ALD solves the resistance and stability issues simultaneously [30–34] resulting in performance comparable to the best graphene based devices [34]. In addition of the material studies, porous Si based supercapacitors have been combined with microelectronics [35] and solar cells [36] by joining two separate Si chips. Recently, two TiN coated porous Si electrodes and electrolyte have been also directly integrated inside a silicon chip thereby forming an in-chip supercapacitor device [34].

Grass-like silicon nanorods (Si-NR) are well-known as the unwanted nanostructured by-product generated during the DRIE of silicon [37] in IC and micro-electro-mechanical system (MEMS) technology. DRIE Si-NR has not been considered as a candidate for supercapacitor electrode because of its unpredictable structure and relatively small aspect ratio (10–50) [38]. However, the DRIE Si-NR possesses the feature of two dimensional micro/nanoarray with open channel in the vertical

\* Corresponding author.

E-mail address: [Xuyuan.Chen@hbv.no](mailto:Xuyuan.Chen@hbv.no) (X. Chen).

direction of the array plate. Used as the electrode scaffold, the DRIE Si-NR is favorable for fast ion diffusion in and out. In this study, taking use of the advantages of the IC compatible process and one-dimensional ion diffusion characteristic of Si-NR, we developed a high performance on-chip supercapacitor by utilizing a high aspect ratio Si-NR with well-defined array of nano structures as the electrode scaffold. The active electrodes were engineered by conformal coating nanolayer TiN on the scaffold at lower temperature instead of using carbon materials. In comparison with silicon nanowires and nanoporous Si coated with carbon material, no expensive metal catalysts, high-temperature condition in chemical vapor deposition [26,27], and electrochemical etching [25,28–34] are needed. Our proof-of-concept device demonstrates the feasibility for fabricating the on-chip supercapacitors by monolithography integration.

## 2. Experimental

### 2.1. Nanostructure fabrication

To fabricate Si-NR with well controlled nano-structure and rod density on wafer scale, we developed a cyclic DRIE route [39,40], which was performed on an inductively coupled plasma system. To obtain Si-NR with depth as high as  $\sim 20 \mu\text{m}$ , extended 75 etching cycles were performed in this study.

After machining the Si-NR on heavily boron doped Si, the pristine Si-NR went through a hydrogen smoothing step, the annealing was kept at  $1100^\circ\text{C}$  for 5 min, and the flow rate of hydrogen was controlled at 40 sccm. Aluminum contact pads were fabricated at the substrate back-side via thermal evaporation.

Conformal TiN films were deposited by ALD in the spirit of Refs. [30, 32,34]. The ALD coating was carried out at  $450^\circ\text{C}$  in a Picosun reactor Sunale R-150B using  $\text{TiCl}_4$  and  $\text{NH}_3$  as the precursors and  $\text{N}_2$  as carrier gas. The enhanced diffusion time of the precursor gases was implemented, enabling a conformal coating of high aspect ratio Si-NR. The ALD process for 1400 cycles resulted in TiN film with sheet resistivity of approximately  $47 \Omega/\text{square}$ .


### 2.2. Material characterization and electrochemical measurement

A Hitachi SU-3500 scanning electron microscope (SEM) equipped with electron dispersive X-ray (EDX) analysis was used to observe the morphologies and analyze the element compositions of materials.

Three-electrode set-up was employed to study the supercapacitor behavior of fabricated working electrodes. Pt counter electrode, and Ag/AgCl (in saturated KCl) reference electrode were used for test. A Zahner IM6 electrochemical workstation was used for electrochemical measurements. Cyclic voltammogram (CV) and galvanostatic charge/discharge (GCD) measurements were conducted in 1 M  $\text{Na}_2\text{SO}_4$  electrolyte. Electrochemical impedance spectra (EIS) were measured from 100 kHz to 100 mHz with a perturbation of 10 mV at the open circuit potential. The specific capacitance (SC) of the electrodes was calculated by integrating the reductive part of the CVs and the galvanostatic discharge curves.

## 3. Results and discussion

Fig. 1a reveals the uniformity of the created Si-NR by cyclic DRIE, emerging as regular nanorod arrays, vertically arranged on the Si



**Fig. 1.** SEM images: (a–b) Top view, and (c) cross-section view of pristine Si-NR. Si-NR tips before (d) and after (e) hydrogen smoothing. (f–g) Si-NR/TiN electrode. Inset sketches in (a), (e), (f) respectively illustrate the configuration of pristine Si-NR, smoothed Si-NR, Si-NR/TiN. Inset cross-section SEM image in (f) shows the TiN nano layer with  $\sim 30 \text{ nm}$  thickness (scale bar: 50 nm). Insets in (b) and (g) display the EDX spectrums.

Download English Version:

<https://daneshyari.com/en/article/178621>

Download Persian Version:

<https://daneshyari.com/article/178621>

[Daneshyari.com](https://daneshyari.com)