ELSEVIER



Fusion Engineering and Design

Contents lists available at SciVerse ScienceDirect

journal homepage: www.elsevier.com/locate/fusengdes

A user configurable data acquisition and signal processing system for high-rate, high channel count applications

Arwa Salim^{a,*}, Louise Crockett^a, John McLean^b, Peter Milne^b

^a University of Strathclyde, Scotland, UK

^b D-TACQ Solutions, Scotland, UK

ARTICLE INFO

Article history: Available online 24 April 2012

Keywords: Data acquisition DSP FPGAs Reconfigurable

ABSTRACT

Real-time signal processing in plasma fusion experiments is required for control and for data reduction as plasma pulse times grow longer. The development time and cost for these high-rate, multichannel signal processing systems can be significant. This paper proposes a new digital signal processing (DSP) platform for the data acquisition system that will allow users to easily customize real-time signal processing systems to meet their individual requirements.

The D-TACQ reconfigurable user in-line DSP (DRUID) system carries out the signal processing tasks in hardware co-processors (CPs) implemented in an FPGA, with an embedded microprocessor (μ P) for control. In the fully developed platform, users will be able to choose co-processors from a library and configure programmable parameters through the μ P to meet their requirements.

The DRUID system is implemented on a Spartan 6 FPGA, on the new rear transition module (RTM-T), a field upgrade to existing D-TACQ digitizers.

As proof of concept, a multiply-accumulate (MAC) co-processor has been developed, which can be configured as a digital chopper-integrator for long pulse magnetic fusion devices. The DRUID platform allows users to set options for the integrator, such as the number of masking samples. Results from the digital integrator are presented for a data acquisition system with 96 channels simultaneously acquiring data at 500 kSamples/s per channel.

© 2012 Elsevier B.V. All rights reserved.

1. Introduction

Plasma fusion experiments contain a large number of diagnostics, requiring high channel count data acquisition systems. As the experiments are run for longer, the amount of data acquired increases beyond practical real-time storage limits. Processing this data while it is being acquired allows real time control, and can lead to significant reductions in data storage requirements, allowing larger parts of the experiment to be diagnosed.

This real-time signal processing is usually carried out in host control central processing units (CPUs) or in field programmable gate arrays (FPGAs) on the digitizers. Carrying out the real-time processing in FPGAs, which are integrated into the data acquisition hardware, has the advantage of eliminating the additional latency involved in transferring data over host bus adaptors to a CPU. The parallel architecture of FPGAs is well suited to implementing digital signal processing (DSP) algorithms, which are inherently computationally parallel, resulting in efficient and high speed implementations. These characteristics have led to many DSP systems being developed in FPGAs, e.g. the coupler protection system on Alcator C-Mod [1].

Although FPGAs are "field programmable" in the sense that their functionality can be defined (and redefined) after manufacture, their flexibility at run-time, or dynamic reconfigurability is limited compared to microprocessors. From an end user's perspective, this could be a disadvantage: the signal processing performed on the acquired data cannot readily be altered. The time and cost of re-designing FPGAs as application requirements evolve can be significant.

This paper describes the development of a new platform that will allow end users of data acquisition DSP systems the ability to dynamically reconfigure the systems, without requiring the specialist engineering knowledge or time needed to re-design an FPGA. The DRUID system will allow users to 'build' customized signal processing systems, optimized for high channel counts, through simple software routines.

The architecture of the DRUID system is described in the next section. Section 3 describes the digital integrator that has been

^{*} Corresponding author. Tel.: +44 7999642291; fax: +44 8724379777.

E-mail addresses: arwa.salim@eee.strath.ac.uk, arwa.salim@d-tacq.co.uk (A. Salim).

^{0920-3796/\$ -} see front matter © 2012 Elsevier B.V. All rights reserved. http://dx.doi.org/10.1016/j.fusengdes.2012.03.047



Fig. 1. (a) The DRUID system architecture and (b) co-processor architecture.

developed as a proof of concept of the architecture and Section 4 concludes and looks forward to future developments.

2. The DRUID architecture

The DRUID system consists of an embedded microprocessor used for configuration and control, and hardware co-processors to perform the signal processing tasks. Fig. 1(a) illustrates the architecture with its separate control and data interconnects. Such "coarse-grain" reconfigurable architectures have been proposed before [2]. However, with modern FPGAs providing embedded arithmetic slices optimized for DSP operations, the DRUID system can be implemented in an FPGA. This allows the system to exploit all of the advantages of FPGAs (cost, speed, HW reconfigurability and parallel processing) while providing microprocessor-like flexibility, for the subset of signal processing functions commonly used in plasma fusion diagnostics.

The DRUID microprocessor (DP) is an embedded Xilinx MicroBlaze inside the FPGA. The DP is responsible for configuring the co-processors and sending instructions over the control interconnect. The data interconnect allows data transfers in any direction between the co-processors.

Fig. 1(b) illustrates the structure of the co-processors. Each co-processor has been optimized to perform a single processing function 'simultaneously' on a single sample data vector. Data in the DRUID system is processed on a sample by sample basis, where each sample consists of data from 96 channels. The co-processors can receive instructions and update their status after processing each sample. This approach allows great flexibility in implementing a DSP algorithm.

The DRUID microprocessor is not involved in the actual data transfer between co-processors. It simply manages the flow of data. This allows continuous execution of the DSP algorithms, with the DP sending instructions to the co-processors as required. The inline processing architecture avoids traditional real-time operating system difficulties, resulting in deterministic data flow.

To reconfigure the system, users simply need to modify the software running on the DRUID microprocessor. This will be done through a second, supervisor microprocessor (SP) via a shared memory interface. The SP will implement an operating system to provide a user interface, and will be capable of generating a DRUID system reset. On reset the DP will execute the new code from the shared memory. Options for implementing the SP (embedded or external) and the shared memory interface are still being investigated. Through this architecture, operating parameters can be modified, or a completely different system can be implemented by activating different co-processors—without the time, effort and complexity of re-designing an FPGA.

3. Digital integrator

3.1. Principle

The first application that has been developed for the DRUID system is a digital integrator for long pulse magnetic fusion experiments. It is based on the chopper integrator principle proposed in [3]. The magnetic diagnostics used in fusion experiments require continual, real-time integration of the measured signal to give magnetic flux readings, which may then be used for real-time control. Offsets induced in the measured signal by the first amplifying stage, when integrated, can have a significant effect on the readings. A 'chopper-integrator' [3,4], as illustrated in Fig. 2, is used to alleviate the offset problem.

The analogue modulation of the data is carried out by switching the polarity of the coils [3]. A problem with this method is that overshoots may appear in the signal at the switching points. Parts of the signal around these transitions may have to be discarded before integration.

3.2. Implementation

The new DRUID platform has been implemented on a Xilinx Spartan 6 FPGA [6] on D-TACQ'S RTM-T module. As illustrated in Fig. 3, the data is digitized after amplification. The demodulation and integration of the data are carried out after digitization. Ref. [5] describes progress that has been made with a fixed implementation of such a digital integrator on D-TACQ'S ACQ196CPCI digitizers. A



Fig. 2. The chopper-integrator principle [3-5].

Download English Version:

https://daneshyari.com/en/article/271346

Download Persian Version:

https://daneshyari.com/article/271346

Daneshyari.com