

Accepted Manuscript

Hardware Architecture for Large Parallel Array of Random Feature Extractors applied to Image Recognition

Aakash Patil, Shanlan Shen, Enyi Yao, Arindam Basu

PII: S0925-2312(17)30206-0
DOI: [10.1016/j.neucom.2016.09.118](https://doi.org/10.1016/j.neucom.2016.09.118)
Reference: NEUCOM 18005



To appear in: *Neurocomputing*

Received date: 1 October 2015
Revised date: 15 June 2016
Accepted date: 22 September 2016

Please cite this article as: Aakash Patil, Shanlan Shen, Enyi Yao, Arindam Basu, Hardware Architecture for Large Parallel Array of Random Feature Extractors applied to Image Recognition, *Neurocomputing* (2017), doi: [10.1016/j.neucom.2016.09.118](https://doi.org/10.1016/j.neucom.2016.09.118)

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

Hardware Architecture for Large Parallel Array of Random Feature Extractors applied to Image Recognition

Aakash Patil^{a,*}, Shanlan Shen, Enyi Yao^a and Arindam Basu^{a,*}

^a*School of Electrical and Electronic Engineering, Nanyang Technological University, Nanyang Avenue, Singapore 639798*

Abstract

We demonstrate the use of a low-power and compact hardware implementation of Random Feature Extractor (RFE) core in image recognition applications. We show that weight distributions with zero mean are necessary for good performance in this application. We also show the performance in this application of a recently proposed weight reuse technique that virtually expands the number of random features available from RFE core. Further, we propose a method of reducing computation cost by pruning “incognizant” or redundant random feature neurons. For proof of concept, we validated our approach by using our RFE core as the first stage of Extreme Learning Machine (ELM)—a two layer neural network—and using 12800 hidden neurons were able to achieve upto 97.8% accuracy on MNIST database of handwritten digits. The RFE ASIC occupies 5 mm × 5 mm area in 0.35 μ m CMOS process. By using the proposed pruning method, an accuracy of 97% is obtained by using only 4749 effective hidden neurons and consuming 6.1 μ J/classify. Input pre-processing and ELM second stage requiring just addition operations can be implemented using digital adders with estimated power consumption of 24.9 nJ/classify. With a total energy consumption of only 6.12 μ J/classify, this low-power mixed signal ASIC can act as a co-processor in portable electronic gadgets with cameras.

Key words: Random Feature Extraction, neural network hardware, Extreme Learning Machine (ELM), sub-threshold VLSI, energy-efficient neural network

* Corresponding authors

Email addresses: aakashpatil@ntu.edu.sg (Aakash Patil), arindam.basu@ntu.edu.sg (Arindam Basu).

Download English Version:

<https://daneshyari.com/en/article/4947125>

Download Persian Version:

<https://daneshyari.com/article/4947125>

[Daneshyari.com](https://daneshyari.com)