


Accepted Manuscript

Explore Prediction for Instruction Level Redundant Execution in Fault Tolerant Microprocessors

Hongjun Dai, Chao Yan, Bin Gong, Jianfeng Yang

PII: S1383-7621(16)30022-4
DOI: [10.1016/j.sysarc.2016.04.004](https://doi.org/10.1016/j.sysarc.2016.04.004)
Reference: SYSARC 1348



To appear in: *Journal of Systems Architecture*

Received date: 11 September 2015
Revised date: 8 April 2016
Accepted date: 14 April 2016

Please cite this article as: Hongjun Dai, Chao Yan, Bin Gong, Jianfeng Yang, Explore Prediction for Instruction Level Redundant Execution in Fault Tolerant Microprocessors, *Journal of Systems Architecture* (2016), doi: [10.1016/j.sysarc.2016.04.004](https://doi.org/10.1016/j.sysarc.2016.04.004)

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

Explore Prediction for Instruction Level Redundant Execution in Fault Tolerant Microprocessors

Hongjun Dai^{a,*}, Chao Yan^a, Bin Gong^a, Jianfeng Yang^b

^a*Dept. of Computer Science and Technology, Shandong University, Jinan, China*

^b*Dept. of Electronic Information, Wuhan University, Wuhan, China*

Abstract

Many devices with modern microprocessor have generated an increased attention for transient soft errors. Previous strategies for instruction level temporal redundancy in super-scalar out-of-order processors have up to 45% performance degradation in certain applications compared to normal execution. The reason is that the redundant workload slows down the normal execution. Solutions are proposed to avoid certain redundant execution by reusing the result of the previously executed instructions, but there are still limitations on the instruction level parallelism and the pipeline throughput. In this paper, we propose a novel technique to recover the performance gap between instruction level temporal redundancy and normal execution. We present micro-architectural extensions necessary for implementing the reliability prediction and integrating it with the issue logic of a dual instruction stream superscalar core, and conduct extensive evaluations to demonstrate how well it can solve the performance problem. Experiments show that in average it can gain back nearly 71.13% of the overall IPC loss caused by redundant execution. Generally, it exhibits much performance and power efficiency within a high transient error rate.

Keywords: Fault Tolerance; Reliability Prediction; Double Instruction Execution;

*Corresponding author

Email addresses: dahogn@sdu.edu.cn (Hongjun Dai), yanchao.chn@mail.sdu.edu.cn (Chao Yan), gb@sdu.edu.cn (Bin Gong), yjf@whu.edu.cn (Jianfeng Yang)

Download English Version:

<https://daneshyari.com/en/article/4956306>

Download Persian Version:

<https://daneshyari.com/article/4956306>

[Daneshyari.com](https://daneshyari.com)