
Author's Accepted Manuscript

Hardware design of LIF with Latency neuron model with memristive STDP synapses

Simone Acciarito, Alessandro Cristini, Gianluca Susi, Gaurav Mani Khanal, Gian Carlo Cardarilli, Luca Di Nunzio, Rocco Fazzolari, Marco Re



S0167-9260(17)30320-6 PII:

http://dx.doi.org/10.1016/j.vlsi.2017.05.006 DOI:

Reference: **VLSI1338**

To appear in: Integration, the VLSI Journal

Received date: 4 October 2016 Revised date: 24 March 2017 Accepted date: 20 May 2017

Cite this article as: Simone Acciarito, Alessandro Cristini, Gianluca Susi, Gaura Mani Khanal, Gian Carlo Cardarilli, Luca Di Nunzio, Rocco Fazzolari an Marco Re, Hardware design of LIF with Latency neuron model with memristiv synapses, Integration, the **VLSI** Journal http://dx.doi.org/10.1016/j.vlsi.2017.05.006

This is a PDF file of an unedited manuscript that has been accepted fo publication. As a service to our customers we are providing this early version o the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting galley proof before it is published in its final citable form Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain

ACCEPTED MANUSCRIPT

Hardware design of *LIF with Latency* neuron model with memristive STDP synapses

Simone Acciarito, Alessandro Cristini, Gianluca Susi, Gaurav Mani Khanal, Gian Carlo Cardarilli*, Luca Di Nunzio, Rocco Fazzolari, and Marco Re Department of Electronics Engineering, University of Rome "Tor Vergata", Rome, 00133 IT Via Del Politechnico-1, Rome 00133- ITALY

Abstract

In this paper, the hardware implementation of a neuromorphic system is presented. This system is composed of a Leaky Integrate-and-Fire with Latency (LIFL) neuron and a Spike-Timing Dependent Plasticity (STDP) synapse. LIFL neuron model allows to encode more information than the common Integrate-and-Fire models, typically considered for neuromorphic implementations. In our system LIFL neuron is implemented using CMOS circuits while memristor is used for the implementation of the STDP synapse. A description of the entire circuit is provided. Finally, the capabilities of the proposed architecture have been evaluated by simulating a motif composed of three neurons and two synapses. The simulation results confirm the validity of the proposed system and its suitability for the design of more complex spiking neural networks.

Keywords: Leaky Integrate-and-Fire with Latency (LIFL), Neuron, Synapse, STDP, Memristor, Neuromorphic System, analog VLSI.

1. Introduction

In recent years, many efforts have been done in order to reproduce the brain behaviour; this is due to a remarkable capacity of the brain itself to process data

^{*}Corresponding author Email address: g.cardarilli@uniroma2.it ()

Download English Version:

https://daneshyari.com/en/article/4970689

Download Persian Version:

https://daneshyari.com/article/4970689

<u>Daneshyari.com</u>