

## Research paper

# Enhancement of effective dielectric constant using high-temperature mixed and sub-nano-laminated atomic layer deposited $\text{Y}_2\text{O}_3/\text{Al}_2\text{O}_3$ on GaAs(001)



K.Y. Lin<sup>a,1</sup>, L.B. Young<sup>a,1</sup>, C.K. Cheng<sup>a</sup>, K.H. Chen<sup>a</sup>, Y.H. Lin<sup>a</sup>, H.W. Wan<sup>a</sup>, R.F. Cai<sup>b</sup>, S.C. Lo<sup>b</sup>, M.Y. Li<sup>c</sup>, J. Kwo<sup>d,\*</sup>, M. Hong<sup>a,c,\*</sup>

<sup>a</sup> Graduate Institute of Applied Physics and Department of Physics, National Taiwan University, Taipei 10617, Taiwan

<sup>b</sup> Material and Chemical Research Laboratories, Industrial Technology Research Institute, Hsinchu 31040, Taiwan

<sup>c</sup> National Nano Device Laboratories, Hsinchu 30078, Taiwan

<sup>d</sup> Department of Physics, National Tsing Hua University, Hsinchu 30013, Taiwan

## ARTICLE INFO

## Article history:

Received 27 February 2017

Received in revised form 8 May 2017

Accepted 9 May 2017

Available online 16 May 2017

## Keywords:

Atomic layer deposition

High  $\kappa$

$\text{Y}_2\text{O}_3$

GaAs

MOS

Sub-nano-laminated

## ABSTRACT

*In-situ* atomic layer deposition (ALD)  $\text{Y}_2\text{O}_3/\text{Al}_2\text{O}_3$  in bi-layered and sub-nano-laminated structures were stacked on pristine GaAs(001) substrates for fabricating metal-oxide-semiconductor capacitors. The bi-layered  $\text{Y}_2\text{O}_3/\text{Al}_2\text{O}_3$  showed an enhanced effective dielectric constant from 11.1 to 15.6 in capacitance-voltage characteristics with post deposition annealing to 900 °C. No new oxide phase formed as carefully examined using synchrotron radiation X-ray diffraction and cross-sectional high-resolution scanning tunneling electron microscopy. We designed and grew sub-nano-laminated  $\text{Y}_2\text{O}_3/\text{Al}_2\text{O}_3$  multi-layers to simulate the mixing of gate oxides, and observed an enhanced dielectric constant of 14.8 for the as-deposited sample. Both high-temperature mixed and sub-nano-laminated ALD  $\text{Y}_2\text{O}_3/\text{Al}_2\text{O}_3$  exhibit high dielectric constant, low leakage current  $\sim 10^{-8}$  A/cm<sup>2</sup> and low interfacial trap density with GaAs(001), promising for high  $\kappa$  applications in future GaAs metal-oxide-semiconductor devices.

© 2017 Published by Elsevier B.V.

## 1. Introduction

Si-based metal-oxide-semiconductor field-effect-transistors (MOSFETs) have undergone extreme scaling in the past few decades fulfilling Moore's law. As the production for the 7 nm node and research for the ultimate complementary MOS (CMOS) is around the corner, diverse solutions have been enabled for future integrated circuits [1–3]. Among them, integrating high carrier mobility III-V compound semiconductors onto the Si(001) platform is a very promising approach, as it provides an effective way to enhance the device performance having less power consumption without the need for further aggressive scaling [4]. Among the III-Vs, GaAs has a closer bandgap and lattice constant to those of Si. Nevertheless, three major issues for realizing high performance GaAs inversion-channel devices are an oxide with an enhanced high dielectric constant ( $\kappa$ ) on GaAs, a low interfacial trap density ( $D_{it}$ ) at oxide/GaAs(001) interface, and thermal stability at temperatures higher than 850–900 °C.

Previously, we have demonstrated the growth of single crystalline  $\text{Y}_2\text{O}_3$ (110) thin films onto GaAs(001) wafers using *in-situ* atomic layer deposition (ALD), [5,6] with a dielectric constant of  $\text{Y}_2\text{O}_3$  being  $\sim 16$ . The high dielectric constant of  $\text{Y}_2\text{O}_3$  is beneficial for equivalent oxide thickness (EOT) scaling, while retaining reasonable physical thickness to prevent large gate tunneling current. The  $\text{Y}_2\text{O}_3/\text{GaAs}$  hetero-structure has a type-I band alignment (straddling gap) with large conduction and valence band offsets reported as 2.21 eV and 2.14 eV, respectively [7]. Furthermore and very importantly, in our previous work, the  $\text{Y}_2\text{O}_3/\text{GaAs}$  interface shows excellent electrical properties including a low  $D_{it}$  of  $(1-2) \times 10^{12}$  eV<sup>-1</sup> cm<sup>-2</sup>, as extracted by quasi-static capacitance-voltage (QSCV) curves and a small frequency dispersion of 7% in the capacitance-voltage (CV) curves from 1 MHz to 100 Hz, as measured on p-type GaAs MOS capacitors (MOSCAPs) [5,6]. The gate leakage current density is below  $10^{-8}$  A/cm<sup>2</sup> because of the excellent crystallinity of  $\text{Y}_2\text{O}_3$ , as well as the appropriate conduction band and valence band offsets for the  $\text{Y}_2\text{O}_3/\text{GaAs}$  hetero-structure. The attainment of high temperature thermal stability at 900 °C is a must for the gate-first device processing. We would like to emphasize again that those excellent results mentioned above are for GaAs in (001) orientation, rather than (110), (111) or others. Since  $\text{Y}_2\text{O}_3$  absorbs moisture easily, which causes oxide degradation and affects its electrical performance, a single  $\text{Y}_2\text{O}_3$

\* Corresponding authors.

E-mail addresses: [raynien@phys.nthu.edu.tw](mailto:raynien@phys.nthu.edu.tw) (J. Kwo), [mhong@phys.ntu.edu.tw](mailto:mhong@phys.ntu.edu.tw) (M. Hong).

<sup>1</sup> K.Y. Lin and L.B. Young have made equal contributions to this work.

layer acting as the gate oxide is not preferred. During our sample preparation, usually an ALD  $\text{Al}_2\text{O}_3$  capping layer was employed to prevent the moisture absorption of  $\text{Y}_2\text{O}_3$  when the sample was exposed to air for processing. However, the moderate  $\kappa$  value of  $\text{Al}_2\text{O}_3$   $\sim 8.5$  is disadvantageous of pushing EOT scaling.

Recently, Y. Liu et al. and X. Wang et al. have published effective passivation of GaAs with  $D_{it}$  below  $10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$  using ALD rare-earth oxides. However, their work was demonstrated in (111)A orientation and the total gate oxide thicknesses were rather thick exceeding 10 nm, which was also disadvantageous for EOT scaling [8,9]. T. Aoki et al. reported  $\text{Al}_2\text{O}_3/\text{AlN}$  passivated GaAs(001) with  $D_{it} \sim (1-4) \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ , but the oxide stack exhibited only a moderate  $\kappa$  value [10]. Y. C. Chang et al. also reported  $\text{Al}_2\text{O}_3$  passivated Ga-rich GaAs(001) achieving  $D_{it} \sim 1 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$ , but the CET was about 4 nm [11]. Y. H. Chang et al. and Y. H. Lin et al. have demonstrated effective passivation of  $\text{In}_{0.2}\text{Ga}_{0.8}\text{As}(001)$  and GaAs(001) using ALD high- $\kappa$   $\text{HfAlO}/\text{HfO}_2$  and  $\text{Al}_2\text{O}_3/\text{Y}_2\text{O}_3$  respectively with low  $D_{it}$  and CET below 3 nm [12,13].

In this work, we have discovered a great enhancement of effective dielectric constant for the gate stacks of ALD- $\text{Al}_2\text{O}_3$  (5.0 nm)/ALD- $\text{Y}_2\text{O}_3$  (2.3 nm) on p-type GaAs(001) samples with annealing temperature exceeding 900 °C, which was revealed by the accumulation capacitance measured in the CV curves. Initially, we speculated that a higher  $\kappa$  value came from the formation of a new oxide compound. Nevertheless, the efforts using synchrotron radiation X-ray diffraction (XRD) and high-resolution scanning transmission electron microscopy (STEM) have not found evidences of crystalline phases. The bi-layered oxides of single crystalline  $\text{Y}_2\text{O}_3$ (110) and amorphous  $\text{Al}_2\text{O}_3$  became amorphous with mixed  $\text{Y}_2\text{O}_3/\text{Al}_2\text{O}_3$  after 900 °C post deposition annealing (PDA). Inspired by this result, we further designed sub-nano-laminates (snl) of  $\text{Y}_2\text{O}_3/\text{Al}_2\text{O}_3$  by the approach of ALD super-cycle intentionally to form an amorphous mixed  $\text{Y}_2\text{O}_3/\text{Al}_2\text{O}_3$  layer on p-GaAs(001) for MOSCAPs, in which an enhanced  $\kappa$  value was also observed. Moreover, the CV curves (1 MHz to 100 Hz) for the as-deposited sample have shown excellent characteristics with low gate leakage current densities.

## 2. Experimental

In our multi-chamber UHV system [14], p-GaAs epi-layers doped with Be were grown on Zn-doped p-GaAs(001) wafers two-inch in diameter in a solid-source GaAs-based MBE chamber. The samples were *in-situ* transferred under  $\sim 10^{-10}$  Torr to an As-free oxide-MBE chamber, and annealed to  $\sim 560$  °C for attaining  $4 \times 6$  reconstructed surfaces as confirmed by reflection high-energy electron diffraction (RHEED) patterns.

Then, the samples were *in-situ* transferred to the thermal ALD reactor for oxide deposition. Two different gate oxide stacks were prepared; structure A (a bi-layered structure) had 16 cycles of  $\text{Y}_2\text{O}_3$  followed by 56 cycles of  $\text{Al}_2\text{O}_3$ , and structure B had 24 super-cycles (sub-nano-laminated multi-layers), with each super-cycle consisting of 3 cycles of  $\text{Y}_2\text{O}_3$  followed by 3 cycles of  $\text{Al}_2\text{O}_3$ . The growth of  $\text{Y}_2\text{O}_3$  was *via* the surface reactions of tris(ethylcyclopentadienyl)yttrium(III) ( $\text{Y}(\text{EtCp})_3$ ) and  $\text{H}_2\text{O}$  precursors with the substrate temperature of 270 °C. The growth of  $\text{Al}_2\text{O}_3$  was *via* the surface reactions of trimethylaluminum (TMA) and  $\text{H}_2\text{O}$  precursors with the substrate temperature of 320 °C. The growth rates of  $\text{Y}_2\text{O}_3$  and  $\text{Al}_2\text{O}_3$  were measured as 1.69 Å/cycle and 0.9 Å/cycle respectively. Fig. 1 shows the schematic sample structures.

Post deposition rapid thermal annealings (RTA) were *ex-situ* performed on the samples, followed by evaporating Ni dots through a shadow mask with 100  $\mu\text{m}$  in diameter as the top gate, and Ti/Au as the back contact electrode for the electrical measurements. We have measured the CV characteristics using Agilent 4284A Precision LCR meter, and the gate leakage current using Agilent 4156C Precision Semiconductor Parameter Analyzer. We have used the X-ray diffraction (XRD) and X-ray reflectivity (XRR) to measure the crystallography and the thickness of the samples at National Synchrotron Radiation Research Center. We




Fig. 1. Schematic diagrams for (a) bi-layered (structure A) and (b) 24 super-cycles sub-nano-laminated (structure B) ALD  $\text{Y}_2\text{O}_3/\text{Al}_2\text{O}_3$  on GaAs(001).

have applied a focused ion beam (FIB) technique to prepare the STEM samples. A spherical aberration (Cs) corrected STEM (JEOL JEM-ARM200F) was utilized to study the cross-sectional images of the samples at an accelerating voltage of 200 kV.

## 3. Results and discussion

Fig. 2(a)–(c) show the CV curves for samples of structure A of as-deposited, post-deposition annealed at 850 °C and at 900 °C. The frequency dispersion in the accumulation region for these three samples are 28.4%, 10.3%, and 7.4%, respectively for the probed frequency between 1 MHz and 100 Hz. As shown, the 900 °C annealing optimizes the  $\text{Y}_2\text{O}_3/\text{GaAs}$  interface, as demonstrated by the smallest frequency dispersion in the accumulation and depletion regions [5]. The frequency dispersion for the as-deposited sample in higher frequency range ( $>100$  kHz) probably caused by imperfection of back Ohmic contact [15]. We have checked the inversion behavior of the MOSCAP under positive bias by the minimum capacitance  $C_{\min}$  [16,17]. An ideal CV curve simulated using MATLAB for the 900 °C-annealed sample by its structural and material parameters including GaAs doping concentration  $\sim 7 \times 10^{17} \text{ cm}^{-3}$  suggests a  $C_{\min} \sim 0.19 \mu\text{F}/\text{cm}^2$  which fits the experimental data. Moreover, an abrupt increase of the accumulation capacitance appeared between the samples annealed at 850 °C and at 900 °C. This indicates the reduction in thickness of the gate stack and/or the enhancement of the effective dielectric constant after 900 °C annealing. In contrast, the accumulation capacitances for the as-deposited and the 850 °C annealed sample did not show significant difference. Note that the gate leakage current density remains low below  $10^{-8} \text{ A}/\text{cm}^2$  for the 900 °C annealed sample as shown in Fig. 2(d), indicating the excellent thermal stability of the  $\text{Y}_2\text{O}_3/\text{GaAs}$  interface.

To extract the correct value of dielectric constant of the oxide layers, knowing their precise thicknesses is a pre-requisite. The as-deposited oxide thickness of 16-cycle  $\text{Y}_2\text{O}_3$  is 2.3 nm and that of 56-cycle  $\text{Al}_2\text{O}_3$  is 5.0 nm, which have been measured/confirmed by XRR (not shown) and by STEM. Fig. 3(a) is a cross-sectional STEM micrograph, showing the as-deposited single-crystalline  $\text{Y}_2\text{O}_3$ (110) with an expected thickness of  $\sim 2.3$  nm on GaAs(001). The  $\text{Al}_2\text{O}_3$  layer did not follow the crystallinity of  $\text{Y}_2\text{O}_3$  and was amorphous. In contrast, the bi-layered gate stack became amorphous after 900 °C annealing as shown in Fig. 3(b). Note that from the scale of the image, the total oxide thickness of the 900 °C-annealed sample remains  $\sim 7.3$  nm, almost unchanged, compared to that of the as-deposited sample.

We now use the equation of  $\kappa = C d / \epsilon_0$  to calculate the dielectric constant  $\kappa$ , where  $C$  is the capacitance density in  $\mu\text{F}/\text{cm}^2$ ;  $d$  is the total oxide thickness in cm;  $\epsilon_0$  is the vacuum permittivity  $0.885 \times 10^{-7} \mu\text{F}/\text{cm}$ . With the accumulation capacitance of  $1.35 \mu\text{F}/\text{cm}^2$  measured at the probed frequency of 100 Hz, the effective dielectric constant for the as-deposited sample is  $\sim 11.1$ . Considering the thickness ratio of  $\text{Y}_2\text{O}_3$  and the total oxide thickness being  $2.3/7.3 \sim 0.315$ , the resultant dielectric constant of the total oxide film is reasonable, following Vegard's law. This result is marked as the olive round in Fig. 4. With the

Download English Version:

<https://daneshyari.com/en/article/4970861>

Download Persian Version:

<https://daneshyari.com/article/4970861>

[Daneshyari.com](https://daneshyari.com)