

## Correlation of Gate Capacitance with Drive Current and Transconductance in Negative Capacitance Ge PFETs

Jing Li, Jiuren Zhou, Genquan Han, Member, IEEE, Yan Liu, Yue Peng, Jincheng Zhang, Qing-Qing Sun, David Wei Zhang, Member, IEEE, and Yue Hao, Senior Member, IEEE

**Abstract—Correlation of gate capacitance C <sup>G</sup> with drive** current  $I_{DS}$  and transconductance  $G_m$  in negative capac**itance (NC) Ge pFETs is first investigated. Hysteresis-free NC Ge pFETs integrated with 4.5-nm HZO achieving the** improved  $I_{DS}$  and  $G_m$  over the control devices are fabricated. A peak in the  $C_G$  versus gate voltage curve is **demonstrated in the NC Ge pFET, indicating the NC effect** induced by HZO film. It is observed that  $I_{DS}$  and  $G_m$  of the NC transistors are enhanced as the  $\overline{C}_G$  peak gets **increased. This is attributed to the fact that, as the device operates in the NC region, both C <sup>G</sup> and internal gate voltage amplification are proportional to <sup>C</sup>FE/(<sup>C</sup>FE + <sup>C</sup>MOS), where <sup>C</sup>FE and <sup>C</sup> MOS are the NC of HZO and the MOS capacitance of the device, respectively.**

**Index Terms—Negative capacitance, ferroelectric, germanium, Ge, transistor, FET, subthreshold swing.**

## I. INTRODUCTION

**NEGATIVE** capacitance (NC) field-effect transistor<br>
(FET) is considered as the promising candidate for the energy-efficient logic switching applications, due to its ability for breaking through the Boltzmann limit [1]. Great research effort has been devoted to exploring the NC transistors with subthreshold swing (SS) below 60 mV/decade characteristics [2]–[7].

In the previous work, we realized the NC  $Ge(Sn)$  pFET integrated with 6.6 nm HZO [6]. Although the NC devices obtained steep sub-60 mV/decade SS, and improved drive current *I*<sub>DS</sub> over conventional control device without HZO, the undesirable hysteresis occurred. The calculation showed that the hysteresis of NC transistor can be effectively eliminated

Manuscript received August 13, 2017; accepted August 24, 2017. Date of publication August 29, 2017; date of current version September 25, 2017. This work was supported by the National Natural Science Foundation of China under Grant 61534004, Grant 61604112, and Grant 61622405. The review of this letter was arranged by Editor B. S. Doyle. (Jing Li and Jiuren Zhou contributed equally to this work.) (Corresponding author: Genquan Han.)

J. Li, J. Zhou, G. Han, Y. Liu, Y. Peng, J. Zhang, and Y. Hao are with the State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an 710071, China (e-mail: hangenquan@ieee.org).

Q.-Q. Sun and D. W. Zhang are with the State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai 200433, China.

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2017.2746088



Fig. 1. (a) Key process steps for the fabrication of ferroelectric NC Ge pFETs. (b) Schematic of fabricated NC Ge transistor. (c) TEM image shows the gate stack of the NC transistor on Ge. The inset illustrates that the thickness of HZO is 4.5 nm. (d) HRTEM image features TaN/HfO<sub>2</sub> on Ge channel. (e) Measured P-E loop for a TaN/HZO/TaN sample annealed at 450 °C, confirming the ferroelectric phase of HZO. (f) Plot of  $\mu_{\rm eff}$  versus  $Q<sub>inv</sub>$  extracted from the Ge control pFETs showing that Ge achieves a 270% improvement in  $\mu_{\text{eff}}$  at a Q<sub>inv</sub> of 4×10<sup>12</sup> cm<sup>-2</sup> over Si.

by reducing the thickness of ferroelectric film [8]. According to the recent theoretical works [9], [10], the peaks in gate capacitance  $C_G$  with  $V_{GS}$  for the NC Ge(Sn) FETs in [6] also can prove the NC effect. However, the relationship between *C*<sup>G</sup> characteristics and electrical performance in NC transistors remains unclarified.

In this letter, the hysteresis-free NC Ge pFETs with the improved  $I_{DS}$  and transconductance  $G_m$  over the control devices without HZO are demonstrated. We report the first investigation of correlation between  $C_G$  and  $I_{DS}$  as well as that between  $C_G$  and  $G_m$  in the NC Ge transistors.

## II. DEVICE FABRICATION

Key process steps for NC Ge pFETs fabrication are shown in Fig. 1(a). Ge surface was passivated using  $Si<sub>2</sub>H<sub>6</sub>$ , and then TaN/HZO/TaN/HfO<sub>2</sub> stack was deposited. HZO with thickness of 4.5 nm was utilized. After gate etch, source/ drain (S/D) regions were implanted with boron  $(B<sup>+</sup>)$  and non-self-aligned

0741-3106 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



Fig. 2. (a) Measured  $I_{DS}$ - $V_{GS}$  curves of a pair of ferroelectric NC Ge pFET and control device annealed at 450 °C. (b) Point SS versus  $I_{DS}$ characteristics showing the sudden drop in some points of SS of NC transistor. (c)  $I_{DS}$ - $V_{DS}$  curves of the devices. A 22%  $I_{DS}$  improvement is achieved in the NC Ge pFET compared to the control device at a supply voltage of  $-1.0$  V.

Ni was formed in S/D regions. Finally, a post annealing for 30s was carried out at 450 °C for dopant activation, S/D metallization and crystallization of HZO film. Ge control pMOSFETs without HZO were also fabricated.

Fig. 1(b) shows the schematic of the fabricated NC Ge pFET. TEM image in Fig.  $1(c)$  shows the TaN/HZO/TaN/HfO<sub>2</sub> stack on Ge. The inset illustrates that the thickness of HZO is 4.5 nm. HRTEM image in Fig.  $1(d)$  presents the HZO dielectric on passivated Ge channel. Fig. 1(e) shows the measured curve of polarization *P* as a function of electric filed *E* for a TaN/HZO/TaN sample annealed at 450  $^{\circ}$ C, and the ferroelectric phase is confirmed by the *P*-*E* hysteresis loop. Fig. 1(e) illustrates the effect mobility  $\mu_{\text{eff}}$ as a function of inversion charge density *Q*inv in the Ge channel region extracted based on a total resistance slopebased approach from Ge control pFETs [11].  $\mu_{\text{eff}}$  values are consistent with those of relaxed Ge pFET in [12]. It is noted that  $\mu_{\text{eff}}$  is not dependent on the TaN thickness, indicating that no stress is introduced into channel by metal gate. The S/D resistance  $R_{S/D}$  extracted using control devices is about  $4 \text{ k}\Omega \cdot \mu \text{m}$ , which is assumed to be the same as that of NC transistors due to the same S/D process steps.

## III. RESULTS AND DISCUSSION

Fig. 2(a) shows the measured transfer characteristics of a pair of ferroelectric NC Ge pFET and control device without HZO at the  $V_{DS}$  of  $-0.05$  V and  $-0.5$  V.



Fig. 3.  $G_m$  as a function of  $V_{GS}$  curves of the NC Ge pFET and the control device measured at  $V_{DS}$  of (a) – 0.05 V and (b) – 0.5 V. Significant enhancement in  $G_m$  is achieved in NC transistor over the control device.  $G_m$  peaks resulted from the P transition in HZO are observed in NC transistor.

The devices underwent a post annealing at 450  $\degree$ C, and have a gate length *L*<sub>G</sub> of 3.5 µm. Hysteresis-free *I*<sub>DS</sub>-*V*<sub>GS</sub> curves with forward and reverse sweeping indicated by arrows are demonstrated in the NC Ge pFET  $[Fig. 2(a)].$ The NC transistor achieves the improved *I*<sub>DS</sub> compared to the control device. Point SS versus  $I_{DS}$  curves in Fig. 2(b) show that the NC transistor exhibits the sudden drop in some points of SS of NC transistor. It is observed that after the sudden drop points, NC pFET achieves the improved SS compared to the control device. Fig.  $2(c)$  shows the measured output characteristics of the same pair of devices. A 22% *I*<sub>DS</sub> improvement is achieved in NC Ge pFET compared to the control device at  $|V_{GS} - V_{TH}| = |V_{DS}| = 1.0$  V. Here, the  $V_{\text{TH}}$  is defined as the  $V_{\text{GS}}$  at  $I_{\text{DS}}$  of  $10^{-7}$  A/µm at  $V_{DS}$  of  $-0.05$  V. The  $V_{TH}$  values of NC pFET and control device are  $0.20$  and  $-0.07$  V, respectively. The higher  $I_{DS}$ in NC device is attributed to the NC effect due to the same  $\mu_{\text{eff}}$  and  $R_{\text{S/D}}$  of the two transistors.  $I_{\text{DS}}-V_{\text{DS}}$  curves of the NC transistor show the obvious NDR phenomenon, which is a typical characteristic of NC transistors [13]–[15]. The NDR phenomenon is attributed to the fact that, although  $V_{GS}$  is held a constant, the voltage drop at HZO is affected by the  $V_{DS}$ . During the measurement of  $I_{DS}$ - $V_{DS}$  curves with the fixed  $V_{GS}$ , the increasing of  $V_{DS}$  leads to the reduction of charge in internal gate, due to the drain-to-channel coupling. This will cause the decreasing of the voltage drop at HZO. Its NC effect results in the reduced inversion charge density in channel and  $I_{DS}$  [13].

 $G<sub>m</sub>$  as a function of  $V<sub>GS</sub>$  curves of the NC transistor and control device at  $V_{DS}$  of  $-0.05$  V and  $-0.5$  V are illustrated in Fig. 3. NC Ge pFET obtains the significantly improved *G*<sup>m</sup> over the control device. At  $V_{DS}$  of  $-0.05$  V and  $-0.5$  V, 86% and 57% enhancement in maximum  $G<sub>m</sub>$  are achieved in NC transistor, respectively, in comparison with that of control device. Whether forward or reverse sweeping  $V_{GS}$ configuration is employed, the obvious peaks in the  $G<sub>m</sub>$  versus  $V_{GS}$  curves are observed in the NC Ge pFET at various  $V_{DS}$ , which was also detected in [6]. It is noted that, at the fixed  $V_{DS}$ ,

Download English Version:

<https://daneshyari.com/en/article/4991058>

Download Persian Version:

<https://daneshyari.com/article/4991058>

[Daneshyari.com](https://daneshyari.com/)