#### Accepted Manuscript

Accepted Date:

High-Performance and High-Reliability SOT-6 Packaged Diplexer Based on Advanced IPD Fabrication Techniques

Tian Qiang, Cong Wang, Nam-Young Kim

PII:	S0038-1101(16)30371-9
DOI:	http://dx.doi.org/10.1016/j.sse.2017.04.007
Reference:	SSE 7223
To appear in:	Solid-State Electronics
Received Date:	22 December 2016
Revised Date:	3 March 2017

9 April 2017



Please cite this article as: Qiang, T., Wang, C., Kim, N-Y., High-Performance and High-Reliability SOT-6 Packaged Diplexer Based on Advanced IPD Fabrication Techniques, *Solid-State Electronics* (2017), doi: http://dx.doi.org/10.1016/j.sse.2017.04.007

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

### ACCEPTED MANUSCRIPT

## High-Performance and High-Reliability SOT-6 Packaged Diplexer Based on Advanced IPD Fabrication Techniques

Tian Qiang<sup>1</sup>, Cong Wang<sup>1</sup>\*, and Nam-Young Kim<sup>1</sup>\*

<sup>1</sup>Department of Electronic Engineering, Kwangwoon University, Seoul, Korea

\* Author to whom correspondence should be addressed: Electronic addresses:

nykim@kw.ac.kr

kevinhunter0414@hotmail.com

#### Abstract

A diplexer offering the advantages of compact size, high performance, and high reliability is proposed on the basis of advanced integrated passive device (IPD) fabrication techniques. The proposed diplexer is developed by combining a third-order low-pass filter (LPF) and a third-order high-pass filter (HPF), which are designed on the basis of the elliptic function prototype low-pass filter. Primary components, such as inductors and capacitors, are designed and fabricated with high Q-factor and appropriate values, and they are subsequently used to construct a compact diplexer having a chip area of 900  $\mu$ m × 1100  $\mu$ m (0.009  $\lambda_0$  × 0.011 where  $\lambda_0$  is the guided wavelength). In addition, a small-outline transistor (SOT-6) λο. packaging method is adopted, and reliability tests (including temperature, humidity, vibration, and pressure) are conducted to guarantee long-term stability and commercial success. The packaged measurement results indicate excellent RF performance with insertion losses of 1.39 dB and 0.75 dB at operation bands of 0.9 GHz and 1.8 GHz, respectively. The return loss is lower than 10 dB from 0.5 GHz to 4.0 GHz, while the isolation is higher than 15 dB from 0.5 GHz to 3.0 GHz. Thus, it can be concluded that the proposed SOT-6 packaged diplexer is a promising candidate for GSM/CDMA applications. Synthetic solution of diplexer design, RF Download English Version:

# https://daneshyari.com/en/article/5010172

Download Persian Version:

https://daneshyari.com/article/5010172

Daneshyari.com