Contents lists available at ScienceDirect

Applied Surface Science

journal homepage: www.elsevier.com/locate/apsusc

A study of interface characteristics in HfAlO/p-Si by deep level transient spectroscopy

Ning Zhan^a, Min Xu^b, David Wei Zhang^b, Fang Lu^{a,*}

^a Surface physics laboratory, Laboratory of Advanced Materials, Fudan University, 220 Handen Road, Shanghai 200433, China ^b Department of Microelectronics, Fudan University, Shanghai 200433, China

ARTICLE INFO

Article history: Received 24 October 2007 Received in revised form 12 May 2008 Accepted 4 June 2008 Available online 11 June 2008

PACS: 73.20.At 73.20.Hb 73.40.Qv 73.50.Gr 81.65.Rv

Keywords: Silicon MOS capacitors Deep level transient spectroscopy Interface traps Passivation Annealing Hafniun oxide Aluminum

ABSTRACT

Deep level transient spectroscopy (DLTS) and high-frequency capacitance–voltage (HF-CV) measurement are used for the investigation of HfAlO/p-Si interface. The so-called "slow" interface states detected by HF-CV are obtained to be 2.68×10^{11} cm⁻². Combined conventional DLTS with insufficient-filling DLTS (IF-DLTS), the true energy level position of interfacial traps is found to be 0.33 eV above the valance band maximum of silicon, and the density of such "fast" interfacial traps is 1.91×10^{12} cm⁻² eV⁻¹. The variation of energy level position of such traps with different annealing temperatures indicates the origin of these traps may be the oxide-related traps very close to the HfAlO/Si interface. The interfacial traps' passivation and depassivation effect of postannealing in forming gas are shown by comparing samples annealed at different temperatures.

© 2008 Elsevier B.V. All rights reserved.

1. Introduction

To reduce gate leakage current, high-k materials have been under investigation as potential replacements of SiO₂ for gate dielectrics in future complementary metal-oxide-semiconductor (CMOS) technology [1]. Among various oxides considered, HfO₂ is regarded as a very promising one. To limit its disadvantages such as low crystallization temperature and poor thermal stability, many groups have been focused on incorporating HfO₂ with aluminum [2–4]. Compared with HfO₂ films, HfAlO alloy retains amorphous up to 1000 °C [2], which is much higher than HfO₂'s crystallization temperature. In addition, the thermal stability also improves significantly.

Unfortunately, few works have been done on the properties of the interfacial traps at HfAlO/Si interface in details. The knowledge of electronic structure of the interface is a key to the understanding of the electrical reliability and mobility degradation, and measurement of these interfacial states also provides essential information for predicting device performance. This is more important when the interfacial region becomes the dominant part of MIS structure with the decrease of the insulator thickness. In this paper, the characterizations of the HfAlO/Si interface are investigated by HF-CV and deep level transient spectroscopy (DLTS). By combined conventional DLTS with insufficient-filling DLTS (IF-DLTS), the energy level position of interfacial traps and the activation energy of capture cross-section are obtained as E_v + 0.33 eV and 0.11 eV, respectively. In addition, to know the effects of postannealing on the electrical properties of HfAlO films, samples are annealed under different conditions. The change of interfacial traps density (D_{it}) and activation energy of interfacial traps are investigated by comparing the DLTS signals of different samples.





^{*} Corresponding author. Tel.: +86 21 65643757; fax: +86 21 65109395. *E-mail addresses:* fanglu@fudan.edu.cn, FangLu^{a.}">FangLu^{a.}().

^{0169-4332/\$ –} see front matter @ 2008 Elsevier B.V. All rights reserved. doi:10.1016/j.apsusc.2008.06.006

2. Experiment

The p-type Si(1 0 0) (doping concentration of 8.9×10^{15} cm⁻³) was cleaned by standard RCA method followed by 1 min dipping in dilute HF solution to remove native oxide layer. Then HfAlO film was deposited in atomic layer deposition (ALD) system by using Al(CH₃)₃ (TMA), Hf(NCH₃C₂H₅)₄ (TEMAH) and H₂O as precursors. The deposition procedure was 1.5 s TMA pulse followed by 2.5 s N₂ purge, 1.0 s H₂O pulse followed by 3.0 s N₂ purge, and then 5.0 s TEMAH pulse followed by 10 s N₂ purge, 1.0 s H₂O pulse followed by 3.0 s N₂ purge. It was repeated for 12 cycles. After the growth of HfAlO films, aluminum was deposited and the active area is 7.744 × 10⁻³ cm². Samples were annealed at different temperatures (300 °C, 375 °C, and 450 °C, respectively) for 15 min in forming gas (FGA:H₂:N₂ = 5:95).

Capacitance–voltage (C–V) measurements were carried out at room temperature by HP 4284 LCR meter controlled by computer. Measurement of DLTS was performed by Boonton 7200 capacitance meter, and transient capacitance signals were displayed and digitally stored by HP 54600B oscilloscope in the temperate range between 77 K and 340 K.

3. Results and discussion

Fig. 1 depicts the *C*–*V* characteristics of the as-deposited sample when the test frequency is 1 MHz, and the scanning speed is 0.03 V s^{-1} . Through the capacitance in accumulation region, equivalent oxide thickness (EOT) is calculated to be about 4 nm. The relative permittivity is estimated to be 11.7 by the comparison of physical thickness of films measured by transmission electron microscopy (TEM). The hysteresis behaviors of *C*–*V* curves are performed by changing the direction of voltage scanning which is indicated by the arrows in Fig. 1. The main cause of such hysteresis is the existence of the so-called "slow" interface states, and the density of these states can be determined by the equation as follows [5]:

$$N_{\rm it} = \frac{C_{\rm ox}^* V_{\rm h}}{q},\tag{1}$$

where C_{0x}^* is the oxide capacitance per unit area, V_h is hysteresis shift of voltage (it is 50 mV in Fig. 1), and q is the electron charge. The calculated density of "slow" interface state is about $2.68 \times 10^{11} \text{ cm}^{-2}$.

To detect the "fast" interfacial traps, samples are initially biased into accumulation region in DLTS measurement, and those traps with energy E_T above Fermi level will be filled with majority holes. After pulse, the bias switches to inversion region, those traps will



Fig. 1. *C*–*V* curves of the as-deposited sample at 1 M Hz.

emit holes to valence band with emission rate *e*_p, which is given by [6]:

$$e_{\rm p} = \sigma_{\rm p} v_{\rm th} N_{\rm V} \exp\left[-\frac{E_{\rm T} - E_{\rm V}}{kT}\right] = \gamma_{\rm p} \sigma_{\rm p} T^2 \exp\left[-\frac{E_{\rm T} - E_{\rm V}}{kT}\right],\tag{2}$$

where σ_p is the hole capture cross-section, v_{th} is the thermal velocity of holes, N_v is effective density of state of hole in valence band, and γ_p is the constant.

Capture cross-section σ_p follows this relationship [6,7]:

$$\sigma_{\rm p} = \sigma_{\infty} \exp\left(-\frac{E_{\rm b}}{kT}\right),\tag{3}$$

where σ_{∞} is the capture cross-section at $T - \infty$, $E_{\rm b}$ is active energy of capture cross-section.

Substituting Eq. (3) into Eq. (2) gives

$$e_{\rm p} = \frac{1}{\tau} = \gamma_{\rm p} \sigma_{\infty} T^2 \exp\left[-\frac{\Delta E_{\rm h}}{kT}\right],\tag{4}$$

where $\Delta E_h = (E_T - E_V) + E_b$, ΔE_h is active energy of traps. e_p can be obtained by selection of the "rate window" t_1 and t_2 in DLTS measurement, and is given by

$$e_{\rm p} = \frac{\ln(t_2/t_1)}{t_2 - t_1},\tag{5}$$

Through changing t_1 and t_2 , we can obtain Arrhenius plot of $\ln(e_p/T^2)$ versus 1/*T*. Active energy ΔE_h and capture cross-section σ_{∞} are determined by the slope and intercept of Arrhenius plot, respectively.

Fig. 2 shows the DLTS spectra of the as-deposited sample with quiescent voltage $V_{\rm q}$ of 1 V, pulse voltage $V_{\rm p}$ of -2 V and pulse width of 10 ms. Corresponding Arrhenius plot is shown in the inset of Fig. 2 when the $t_1({\rm ms})/t_2({\rm ms}) = 20/80$, 40/160, 60/240, 80/320, and 100/400, respectively. It can be seen that the DLTS signal is caused by majority carriers, active energy $\Delta E_{\rm h}$ and capture crosssection σ_{∞} are found to be 0.44 eV and 4.333×10^{-19} cm², respectively. The interfacial traps density $D_{\rm it}$ can be calculated by [7]:

$$D_{\rm it} = -\frac{\varepsilon_{\rm si}N_{\rm A}}{kT\ln(t_2/t_1)} \frac{C_{\rm ox}^*}{C_{\rm hf}^3} \Delta C_{\rm max},\tag{6}$$

where ε_{si} is the permittivity of Si, N_A is the doping concentration of Si substrate, C_{hf} is the capacitance per unit area when $V = V_q$, ΔC_{max}



Fig. 2. The conventional DLTS spectra of the as-deposited sample when different rate windows are chosen.

Download English Version:

https://daneshyari.com/en/article/5361121

Download Persian Version:

https://daneshyari.com/article/5361121

Daneshyari.com