## Displays 39 (2015) 100-103

Contents lists available at ScienceDirect

# Displays

journal homepage: www.elsevier.com/locate/displa

# Analysis of the dependence of indium–gallium–zinc oxide thin-film transistor properties on the gate interface material using a two-stack gate-insulator structure

Jae Chul Park<sup>a</sup>, Tae Kwang Park<sup>b</sup>, Ho-Nyeon Lee<sup>c,\*</sup>

<sup>a</sup> Institute of Physics and Applied Physics, Yonsei University, Seoul 120-749, Republic of Korea

<sup>b</sup> Department of Electric & Robotics Engineering, Soonchunhyang University, Asan, Chungnam 336-745, Republic of Korea

<sup>c</sup> Department of Display and Electronic Information Engineering, Soonchunhyang University, Asan, Chungnam 336-745, Republic of Korea

#### ARTICLE INFO

Article history: Received 13 May 2015 Received in revised form 21 August 2015 Accepted 19 September 2015 Available online 21 September 2015

Keywords: Thin film transistor Indium gallium zinc oxide Gate insulator Interface

## ABSTRACT

To study the interface effects on the device performance, we fabricated indium–gallium–zinc oxide (IGZO) thin-film transistors (TFTs) with a two-stack gate-insulator structure. The two-stack gate insulator was composed of a thick main insulator and a thin interfacial insulator; the main insulator determines the effective permittivity of the gate insulator, and the interfacial insulator regulates the gate/active interface properties. The a-IGZO TFTs had about  $10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  field effect mobility ( $\mu_{FE}$ ) values and  $10^7 - 10^8$  switching ratios. The dependences of  $\mu_{FE}$  and threshold voltage,  $V_{TH}$ , on the channel width to length ratio were different according to the electron affinity,  $\chi$ , of the interfacial insulator. The contact resistance between the source/drain electrode and the active layer, and the electron-injection barrier height from the active layer to the interfacial gate insulator layer could explain this finding. In this work, we successfully demonstrated the method to distinguish the interface-related phenomena from the insulator permittivity-related phenomena.

© 2015 Elsevier B.V. All rights reserved.

#### 1. Introduction

Indium–gallium–zinc oxide (IGZO) thin-film transistors (TFTs) are increasingly used instead of silicon (Si) TFTs in flat panel displays (FPDs). The production cost of IGZO TFTs is similar to that of amorphous Si (a-Si) TFTs that are mainly used for liquid crystal displays (LCDs). In addition, IGZO TFTs have sufficient field-effect mobility ( $\mu_{FE}$ ) values to substitute for poly Si (p-Si) TFTs in organic light-emitting diode (OLED) display applications [1–3]. Due to their low production cost and superior performance, IGZO TFTs are expected to surpass Si-based TFTs in the near future.

Despite the recent commercialization of IGZO TFT-driven display products, the device performance of IGZO TFTs requires further improvements. Display products are evolving to have larger size and complex functions, and demands placed on TFT performance are greater than ever. Current IGZO TFTs do not meet the performance requirements to completely replace Si TFTs, as the  $\mu_{\text{FE}}$  value [2,4,5] for IGZO TFTs reaches only a few tens of cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> in comparison with p-Si TFTs, in which  $\mu_{\text{FE}}$  typically exceeds 100 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>.

Active layer optimization is one way to improve TFT performance. IGZO active layer material composition and fabrication processes have been studied extensively [6–8]. Further improvement of IGZO TFT performance by optimizing IGZO active layers is unlikely. TFTs using other high-mobility oxide semiconductors such as indium zinc oxide (IZO) have also been studied [9–11]. Although the switching performance of high-mobility oxide semiconductor TFTs may be higher than that of IGZO TFTs, the overall performance is unlikely to exceed that of IGZO TFTs when considering device stability and fabrication process margins.

Choice of gate insulator is another key factor influencing device performance. High-performance TFTs could be fabricated using a high permittivity gate insulator [12–14]. The large gate-insulator capacitance arising from the high-permittivity gate insulator increases the accumulated channel-carrier density and enhances the switching capability. Besides permittivity, other properties of the interface between the active layer and gate insulator can also have a critical influence on device performance, and a precise understanding of the effect of the interface on device properties is essential for improving device performance. However, accurate analysis of interface effects is difficult as they are not easily distinguished from permittivity effects (Fig. 1(a)).









**Fig. 1.** Schematics illustrating (a) the mixing of interface effects and permittivity effects, and (b) the separation of interface effects from permittivity effects.

Here, we adopt a two-stack gate-insulator structure to separate interface effects from permittivity effects. The gate insulator consists of a main layer and an interfacial layer. The main layer, consisting of a fixed material, occupies most of the gate insulator thickness, and the interfacial layer, composed of a range of materials, occupies a small part of the gate insulator thickness (Fig. 1(b)). Using this approach, we can vary interface properties while maintaining a nearly constant effective permittivity in the gate insulator. The device performance dependence on the interfacial layer is presented and analyzed in subsequent sections.



**Fig. 2.** (a) A schematic illustrating the device structure, and (b) optical micrographs of the fabricated IGZO TFTs.

## 2. Experimental procedure

Bottom-gate top-contact TFTs were fabricated using IGZO active lavers and two-stack gate insulators on oxidation Si wafer substrates (Fig. 2(a)). The gate electrode consisted of a 100-nm-thick Mo layer sputtered on an oxidation Si wafer and patterned using a photolithography method. The main gate insulator consisted of a 100-nm-thick SiO<sub>2</sub> layer deposited by plasma-enhanced chemical vapor deposition (PECVD) at 300 °C on the gate electrode. A 20nm-thick interfacial insulator was deposited on the gate insulator. In this work, five dielectric materials (SiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, Si<sub>3</sub>N<sub>4</sub>, HfO<sub>2</sub>, and ZrO<sub>2</sub>) were used as the interfacial insulator. Al<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, and ZrO<sub>2</sub> were deposited using atomic layer deposition (ALD) at 150 °C, while SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> were deposited using PECVD at 300 °C. The active layer consisted of 50 nm of IGZO deposited using radio frequency (RF) magnetron sputtering at room temperature with a mixed sputtering gas of Ar:O<sub>2</sub> (100:1 sccm). The source/drain electrode consisted of a 100-nm-thick Mo sputtered layer, patterned using dry etching. The channel surface was treated with N2O plasma [15–17]. Then, without a vacuum break, a 200-nm-thick SiO<sub>2</sub> passivation layer was deposited at 150 °C using PECVD. Electronic characteristics for the fabricated IGZO TFTs (Fig. 2(b)) were measured using a semiconductor parameter analyzer (HP 4145b) in a dark shielding box at room temperature.

#### 3. Results and discussion

The relative permittivity of the interfacial gate insulator,  $\epsilon_i$ , was in the range 3.9–25 [18] (Table 1). The effective relative permittivity of the gate insulator,  $\epsilon_{\rm eff}$ , is related to  $\epsilon_i$  and the relative permittivity of the main gate insulator,  $\epsilon_{\rm m}$ , as

$$\epsilon_{\rm eff} = \frac{\epsilon_{\rm m} \epsilon_{\rm i}(t_{\rm m} + t_{\rm i})}{\epsilon_{\rm m} t_{\rm i} + \epsilon_{\rm i} t_{\rm m}},\tag{1}$$

where  $t_{\rm m}$  and  $t_{\rm i}$  are the thicknesses of the main gate insulator and the interfacial gate insulator, respectively. Varying the interfacial gateinsulator material may change the interface properties, while the  $\epsilon_{\rm eff}$  value was nearly fixed in the range 3.9–4.5. All IGZO TFTs demonstrated adequate switching ratios (on current/off current) of  $10^7-10^8$ (Fig. 3), regardless of the interfacial insulator material used.

 $\mu_{\text{FE}}$  and threshold voltage,  $V_{\text{TH}}$ , values were extracted from the transfer curves using a linear-mode gradual-channel approximation:

$$I_{\rm D} = (W/L)C_{\rm G}\mu_{\rm FF}(V_{\rm GS} - V_{\rm TH})V_{\rm DS},\tag{2}$$

where  $I_D$ , W, L,  $C_G$ ,  $V_{CS}$ , and  $V_{DS}$  are the drain current, channel width, channel length, gate-insulator capacitance per unit area, gate-bias voltage, and drain-bias voltage, respectively.  $V_{DS}$  was fixed at 1.0 V to ensure linear mode operation and  $V_{GS}$  was swept in the range -10 to 10 V.

For SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> interfacial gate insulators,  $\mu_{FE}$  decreased monotonically with the *W/L* value (Fig. 4). For ZrO<sub>2</sub> and HfO<sub>2</sub> interfacial gate insulators,  $\mu_{FE}$  increased with the *W/L* value for *W/L* < 50 and then decreased again for *W/L* > 50. For the Si<sub>3</sub>N<sub>4</sub> interfacial gate insulator, the dependence of  $\mu_{FE}$  on *W/L* was intermediate between the two previous cases.

Table 1					
Relative permittivity	and electron	affinity values	for interfacial	insulator	materials.

	SiO <sub>2</sub>	$Al_2O_3$	$Si_3N_4$	$HfO_2$	ZrO <sub>2</sub>
Relative permittivity	3.9	9	7	25	25
Electron affinity (eV)	0.9	1	1.6	2.5	2.5

Download English Version:

# https://daneshyari.com/en/article/538804

Download Persian Version:

https://daneshyari.com/article/538804

Daneshyari.com