

Contents lists available at ScienceDirect

## Microelectronics Reliability



journal homepage: www.elsevier.com/locate/mr

# 300-V class power n-channel LDMOS transistor implemented in 0.18-µm silicon-on-insulator (SOI) technology



## Shuai Zhang <sup>a,c</sup>, Hsiao-Chin Tuan <sup>b</sup>, Xiao-Jing Wu <sup>a</sup>, Lei Shi <sup>c</sup>, Jian Wu <sup>c,\*</sup>

<sup>a</sup> Department of Materials Science, Fudan University, Shanghai, China

<sup>b</sup> R&D, TSMC, Hsin-Chu, Taiwan

<sup>c</sup> R&D, TSMC (China) Company Limited, Shanghai, China

#### ARTICLE INFO

Article history: Received 1 September 2015 Received in revised form 18 October 2015 Accepted 9 November 2015 Available online 19 November 2015

*Keywords:* LDMOS DTI SOI Power

#### 1. Introduction

In the area of modern power device design, silicon-on-insulator (SOI) technology has been widely investigated for the purpose of its ideal substrate isolation, strong immunity to latch-up effect, small isolation area and low leakage current. These pretty good performances make the SOI technology the best choice for HV and power applications like automotive, industry, medical and space field. Many technologies have been proposed for SOI power device design, such as partial depleted SOI lateral diffusion metal-oxide-silicon field effect transistor (PDSOI-LDMOS) [1], lateral insulated gate bipolar transistor (LIGBT) [2], 3D-RESURF device [3], and super junction LDMOS [4]. However, most of these devices involve fabrication complexity and are difficult for power integration circuit (PIC) production. PDSOI-LDMOS needs extra processes to open the oxide window beneath the drain terminal. Fully depleted LDMOS on SOI is still the most convenient technology to be manufactured and integrated [5,6].

#### 2. Process compatibility and improvement

In this paper, a 0.18  $\mu$ m SOI Bipolar–CMOS–DMOS (BCD) process platform covering a voltage range from 70 to 300 V is presented. The detailed process information is shown in Table 1. Breakdown voltage for a 300 V n-channel LDMOS is 352 V with a specific ON-Resistance of 1860 m $\Omega$ -mm<sup>2</sup>. Thickness of both SOI layer and buried oxide (BOX) is

\* Corresponding author.

E-mail address: jwud@tsmc.com (J. Wu).

#### ABSTRACT

A SOI platform is developed for a LDMOS transistor from 70 V to 300 V. It is one of the best cases covering the wide voltage range. By applying novel DTI technology, the pitch of a single LDMOS transistor cell is reduced. Thin silicon and oxide film help to reduce the process complexity and the cost of SOI wafer. The platform is compatible with standard CMOS technology, and is appreciable for broad power IC products.

© 2015 Elsevier Ltd. All rights reserved.

about 2 µm in our development. The thin SOI layer used in our platform can reduce the difficulty and cost of deep trench etching and filling. Besides, better thermal dissipation ability is also achieved by using thin BOX.

The brief process flow is described in Fig. 1. The resistivity of the SOI wafer is fully compatible with the standard CMOS process. Compared to the standard 1.8 V/5 V CMOS process, two additional steps, DTI (Deep Trench Isolation) definition and drift region implantation, are added for high voltage power devices.

Deep trench isolation plays an important role in SOI technology. Oxide-poly-oxide structure trench has been widely used in power technology for isolation due to its great stress balance performance [7]. However, the poly inside the oxide will enlarge the lateral size for higher isolation voltage applications, since the poly shares no voltage drop when high voltage is dropped across the trench structure. Take 2-µm width trench for example, TCAD simulation structures and electric potential contours of oxide-poly-oxide trench and oxide-only trench are shown in Fig. 2(a) and (b), respectively. For conventional isolation trench (i.e. oxide-poly-oxide structure), voltage drops only across the oxide layer around the poly plug, while voltage drops uniformly across the whole trench width for the oxide-only trench structure. The TCAD simulated electric potential value along the cutline is also shown in Fig. 3(a), and there is a flat electric potential area in the conventional structure since there is no voltage drop across the poly. As for the electric field along the cutline, shown in Fig. 3(b), the oxide-only trench structure presents lower peak value of electric field (~2 MV/cm) compared with conventional trench (~3.5 MV/cm) for same trench width. As a result, the proposed oxide-only trench structure has a better

#### Table 1

Detailed process information list of our SOI technology.

Device	Parameter
Process Isolation Photo layers LV-CMOS HV-LDMOS Diode	Parameter         0.18-μm SOI         DTI: Deep trench isolation         16L (4M to 6M for option)         N/P: 1.8 V/5 V         N/P: 70 V, 120 V, 200 V, 300 V (P for option)         Zener, LV, HV: 70 V–300 V         N/L         ZOD arem (%C)
BJT Resistor Capacitor HRI MRI	$F_{1} = 5.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{1} = 5.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{2} = 5.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{2} = 7.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{2} = 7.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{2} = 7.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{2} = 7.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{2} = 7.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{2} = 7.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{2} = 7.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{2} = 7.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{2} = 7.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{2} = 7.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{2} = 7.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$ $F_{2} = 7.7 \text{ V}, \text{ If } < 200 \text{ ppin} \text{ C}$

electric field endurable ability, which is important for isolation. To achieve the same level of breakdown voltage, the isolation area can be reduced by at least 50% applying oxide-only trench compared with the oxide–poly–oxide structure. However, a big challenge for oxide-only trench is the stress problem due to the different inflation coefficients at the interface between the oxide and the silicon, which will bring severe wafer warping issue. Warping issue could further induce the thickness uniformity problem of deposition films. Fig. 4 shows the thickness uniformity comparison of one deposition film before and after process optimization. It is clearly found that the uniformity problem has been solved by the optimized process.

#### 3. Device design and fabrication

In our platform, LDMOS works under fully depleted mode. The critical electric filed  $E_{C-Si}$  in silicon follows [8,9]:

$$E_{\mathsf{C}-\mathsf{S}i} = \left(\frac{q(n+1)N_{\mathsf{D}}}{B\epsilon_{\mathsf{S}i}}\right)^{\frac{1}{n+1}}, \tag{1}$$

$$B = \frac{1.06 \times 10^6 / \text{cm}}{\text{E}_0^n \exp(n)},$$
(2)



Fig. 1. Process flow compatible with 1.8/5 V standard CMOS.



**Fig. 2.** Structure and electric potential contours of conventional oxide–poly–oxide trench (a) and oxide-only trench (b).







Fig. 3. Value of electric potential (a) and electric field (b) for conventional and oxide-only trench structure.

Download English Version:

## https://daneshyari.com/en/article/544624

Download Persian Version:

https://daneshyari.com/article/544624

Daneshyari.com