

Accepted Manuscript

Accurate modeling of gate tunneling currents in Metal-Insulator-Semiconductor capacitors based on ultra-thin atomic-layer deposited Al₂O₃ and post-metallization annealing

Joel Molina, Hector Uribe, Reydezel Torres, P.G. Mani, A. Herrera



PII: S0040-6090(17)30525-4
DOI: doi: [10.1016/j.tsf.2017.07.031](https://doi.org/10.1016/j.tsf.2017.07.031)
Reference: TSF 36097

To appear in: *Thin Solid Films*

Received date: 18 September 2016

Revised date: 4 July 2017

Accepted date: 13 July 2017

Please cite this article as: Joel Molina, Hector Uribe, Reydezel Torres, P.G. Mani, A. Herrera , Accurate modeling of gate tunneling currents in Metal-Insulator-Semiconductor capacitors based on ultra-thin atomic-layer deposited Al₂O₃ and post-metallization annealing, *Thin Solid Films* (2017), doi: [10.1016/j.tsf.2017.07.031](https://doi.org/10.1016/j.tsf.2017.07.031)

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

Accurate modeling of gate tunneling currents in Metal-Insulator-Semiconductor capacitors based on ultra-thin atomic-layer deposited Al₂O₃ and post-metallization annealing

Joel Molina¹⁾, Hector Uribe¹⁾, Reydezel Torres¹⁾, P.G Mani²⁾ and A. Herrera^{a) 3)}

¹⁾ National Institute of Astrophysics, Optics and Electronics, Electronics Department. Luis Enrique Erro No.1, Santa Maria Tonantzintla, Puebla. C.P. 72840. Mexico.

²⁾ Universidad Autonoma de Ciudad Juarez (UACJ), Ciudad Juarez, Chihuahua, 32310, Mexico.

³⁾ Centro de Investigacion y de Estudios Avanzados (CINVESTAV), Queretaro, Queretaro, 76230, Mexico.

^{a)} American Vacuum Society member.
E-mail: jmolina@inaoep.mx

Even though the introduction of high-dielectric constant (high- κ) materials has enabled the continuous advancement of Moore's Law into the nanometer regime, accurate predictions ensuring long-term operation of these devices is now more complicated due to several physical and electronic considerations: 1) precise atomic control of the high-k material in the ultra-thin regime (thickness, stoichiometry, dielectric constant, etc), 2) excessively large gate leakage currents, 3) appearance of several conduction mechanisms able to degrade the performance and reliability of the devices, 4) interfacial defects at the high-k/silicon interface and 5) low thermodynamic stability of the high-k materials after exposure to inherent thermal treatments during several processing stages. In order to provide better device performance/reliability predictions, this work offers a consistent and accurate verification of the precise carrier conduction mechanisms of Metal-Insulator-Semiconductor (MIS) capacitors (biased under substrate injection conditions) when ultra-

Download English Version:

<https://daneshyari.com/en/article/5465891>

Download Persian Version:

<https://daneshyari.com/article/5465891>

[Daneshyari.com](https://daneshyari.com)