



# A curvature-compensated CMOS bandgap with negative feedback technique



Xiaochao Li, Liangxi Zhou, Yihui Chen\*, Ying Zhang, Chunhui Cao, Donghui Guo

Department of Electrical Engineering, Xiamen University, Xiamen 361005, China

## ARTICLE INFO

### Article history:

Received 25 October 2015

Received in revised form

12 March 2016

Accepted 16 March 2016

Available online 7 April 2016

### Keywords:

Bandgap reference

Temperature coefficient

Power supply rejection

Negative feedback

## ABSTRACT

This paper propose a novel high-order curvature-corrected CMOS bandgap reference (BGR) utilizing the negative feedback structure. The innovative negative feedback bandgap core not only compensates the exponential nonlinearity of  $V_{BE}$  but also improves the power supply rejection ratio (PSRR) and line regulation. The proposed BGR is analyzed and implemented in 0.35- $\mu\text{m}$  CMOS process. Experimental results of the BGR indicate that a minimum temperature coefficient (TC) of 13 ppm/ $^{\circ}\text{C}$  @  $-40^{\circ}\text{C}$  to  $180^{\circ}\text{C}$ , a PSRR of  $-64\text{ dB}$  @  $100\text{ Hz}$ , and the 5.2  $\mu\text{V/V}$  line regulation (LNR) from 3 V to 3.6 V supply voltage at room temperature. The active area of the presented BGR is  $133\text{ }\mu\text{m} \times 300\text{ }\mu\text{m}$ .

© 2016 Elsevier Ltd. All rights reserved.

## 1. Introduction

Precision voltage reference plays an important role in ADC, DAC and LDO circuits. The temperature coefficient and power supply rejection ratio are two key factors defining the performance of the reference, and a low TC and high PSRR reference are highly preferred.

With regards to the non-linearity of emitter-base voltage of bipolar junction transistor (BJT), the TC of the first-order bandgap reference is limited between 20 and 100 ppm/ $^{\circ}\text{C}$  [1,2]. In order to improve temperature performance, some compensation techniques have been developed through the addition of a second-order or high-order proportional to absolute temperature (PTAT) term to the output reference voltage, which is denoted as curvature-corrected bandgap references [3].

In theory,  $T \ln(T)$  correction is the best way to compensate the nonlinearity of  $V_{BE}$  [1]. However, it is quite difficult to realize such advanced mathematical function with high accuracy in circuits. Most of the curvature-corrected BGRs use a proximate way to compensate this nonlinear component. A piecewise nonlinear squared-PTAT current flowing through MOSFET is added to the first-order BGR to compensate the nonlinear  $V_{BE}$  in high temperature [4]. In either case, we could use PTAT and CTAT currents to implement the second-order curvature-compensation [5]. Instead of second-order compensation technique, a class of exponential and logarithmic curvature compensation is used to decrease the temperature drift in whole temperature range and

achieves 5 ppm/ $^{\circ}\text{C}$  [1]. High-order curvature-compensation also can be achieved by utilizing a variable gain current mirror to realize exponential compensation [6]. In BiCMOS, a diode connected bipolar transistor is used to generate a current proportional to the nonlinear  $T \ln(T)$  and subtracted it from the current in core circuit [11].

In order to improve PSRR, a self-biased symmetrically matched current-voltage mirror is presented to enhance the PSRR up to  $-50\text{ dB}$  with 0.35  $\mu\text{m}$  CMOS process [7]. Two negative feedback loops to achieve  $-80\text{ dB}$  PSRR performance with TSMC 0.35  $\mu\text{m}$  CMOS process, which are the pre-regulator of line voltage and a negative feedback loop in the bandgap core [8]. The high PSRR strategies also include bandgap circuit operates from an internal regulated supply VREG made with a high gain feedback loop [9] or bandgap core is supplied from a current source independent from supply [10].

In this paper, we proposed new circuit architecture to improve a BGR's TC as well as the PSRR. The proposed circuit incorporates a negative feedback in the first-order voltage reference core architecture for the curvature corrected compensation and high PSRR. The proposed curvature compensation principle only requires an additional MOSFET. Curvature compensation is achieved by subtracting the non-linear current from Q2 BJT, while the solution presented in [11] use the diode-connected BJT and subtracting the current from both Q1 and Q2. Till now, no bandgap voltage reference based on this proposed negative feedback technique has been proposed in any paper.

This paper starts with a brief analysis on the principle of classic bandgap references in Section 2. The proposed high-order curvature-corrected CMOS bandgap with negative feedback technique is

\* Corresponding author.

E-mail address: [chenyht@xmu.edu.cn](mailto:chenyht@xmu.edu.cn) (Y. Chen).



Download English Version:

<https://daneshyari.com/en/article/546831>

Download Persian Version:

<https://daneshyari.com/article/546831>

[Daneshyari.com](https://daneshyari.com)