Data in Brief ( ( ) ) ...

Data in Brief Data in Brief Data in Brief pournal homepage: www.elsevier.com/locate/dib Data Article Data Article A novel reversible logic gate and its systematic approach to implement cost-efficient arithmetic logic circuits using QCA Peer Zahoor Ahmad <sup>a,*</sup> , S.M.K. Quadri <sup>b</sup> , Firdous Ahmad <sup>c,*</sup> , Ali Newaz Bahar <sup>d</sup> , Ghulam Mohammad Wani <sup>e</sup> , Shafiq Maqbool Tantary <sup>f</sup> <sup>a</sup> Department of Computer Science, University of Kashmir, Srinager, Jammu and Kashmir, India <sup>b</sup> Department of Electronics & IT, University of Kashmir, Srinager, Jammu and Kashmir, India <sup>b</sup> Department of Information & Communication Technology, Mawlana Bhashani Science and Technology University, Tangail, Bangladesh. <sup>b</sup> Department of Physics, Sri Pratap College, Srinagar, Jammu and Kashmir, India	
<ul> <li>journal homepage: www.elsevier.com/locate/dib</li> <li>Data Article</li> <li>Data Article</li> <li>A novel reversible logic gate and its systematic approach to implement cost-efficient arithmetic logic circuits using QCA</li> <li>Peer Zahoor Ahmad <sup>a,*</sup>, S.M.K. Quadri <sup>b</sup>, Firdous Ahmad <sup>C,*</sup>, Ali Newaz Bahar <sup>d</sup>, Ghulam Mohammad Wani <sup>e</sup>, Shafiq Maqbool Tantary <sup>f</sup></li> <li><sup>a</sup> Department of Computer Science, University of Kashmir, Srinager, Jammu and Kashmir, India <sup>b</sup> Department of Electronics &amp; IT, University of Kashmir, Srinager, Jammu and Kashmir, India <sup>b</sup> Department of Information &amp; Communication Technology, Mawlana Bhashani Science and Technology University, Tangail, Bangladesh <sup>c</sup> Department of Physics, Sri Pratap College, Srinagar, Jammu and Kashmir, India</li> </ul>	5
<ul> <li>Data Article</li> <li>Data Article</li> <li>A novel reversible logic gate and its systematic approach to implement cost-efficient arithmetic logic circuits using QCA</li> <li>Peer Zahoor Ahmad <sup>a,*</sup>, S.M.K. Quadri <sup>b</sup>, Firdous Ahmad <sup>c,*</sup>, Ali Newaz Bahar <sup>d</sup>, Ghulam Mohammad Wani <sup>e</sup>, Shafiq Maqbool Tantary <sup>f</sup></li> <li><sup>a</sup> Department of Computer Science, University of Kashmir, Srinager, Jammu and Kashmir, India <sup>b</sup> Department of Computer Science, Jamia Millia Islamia, New Delhi, India <sup>c</sup> Department of Electronics &amp; IT, University of Kashmir, Srinager, Jammu and Kashmir, India <sup>b</sup> Department of Information &amp; Communication Technology, Mawlana Bhashani Science and Technology University, Tangail, Bangladesh <sup>c</sup> Department of Physics, Sri Pratap College, Srinagar, Jammu and Kashmir, India</li> </ul>	
<ul> <li>A novel reversible logic gate and its systematic</li> <li>approach to implement cost-efficient arithmetic</li> <li>logic circuits using QCA</li> <li>Peer Zahoor Ahmad <sup>a,*</sup>, S.M.K. Quadri <sup>b</sup>, Firdous Ahmad <sup>C,*</sup>,</li> <li>Ali Newaz Bahar <sup>d</sup>, Ghulam Mohammad Wani <sup>e</sup>,</li> <li>Shafiq Maqbool Tantary <sup>f</sup></li> <li><sup>a</sup> Department of Computer Science, University of Kashmir, Srinager, Jammu and Kashmir, India</li> <li><sup>b</sup> Department of Electronics &amp; IT, University of Kashmir, Srinager, Jammu and Kashmir, India</li> <li><sup>c</sup> Department of Information &amp; Communication Technology, Mawlana Bhashani Science and Technology University, Tangail, Bangladesh</li> <li><sup>e</sup> Department of Physics, Sri Pratap College, Srinagar, Jammu and Kashmir, India</li> </ul>	
<ul> <li>approach to implement cost-efficient arithmetic</li> <li>logic circuits using QCA</li> <li>Peer Zahoor Ahmad <sup>a,*</sup>, S.M.K. Quadri <sup>b</sup>, Firdous Ahmad <sup>C,*</sup>,</li> <li>Ali Newaz Bahar <sup>d</sup>, Ghulam Mohammad Wani <sup>e</sup>,</li> <li>Shafiq Maqbool Tantary <sup>f</sup></li> <li><sup>a</sup> Department of Computer Science, University of Kashmir, Srinager, Jammu and Kashmir, India</li> <li><sup>b</sup> Department of Computer Science, Jamia Milia Islamia, New Delhi, India</li> <li><sup>c</sup> Department of Information &amp; Communication Technology, Mawlana Bhashani Science and Technology University, Tangail, Bangladesh</li> <li><sup>e</sup> Department of Physics, Sri Pratap College, Srinagar, Jammu and Kashmir, India</li> <li><sup>f</sup> Department of Physics, Govt Degree College Patan, Jammu and Kashmir, India</li> </ul>	
<ul> <li>In the second second</li></ul>	
<ul> <li>Peer Zahoor Ahmad <sup>a,*</sup>, S.M.K. Quadri <sup>b</sup>, Firdous Ahmad <sup>c,*</sup>,</li> <li>Ali Newaz Bahar <sup>d</sup>, Ghulam Mohammad Wani <sup>e</sup>,</li> <li>Shafiq Maqbool Tantary <sup>f</sup></li> <li><sup>a</sup> Department of Computer Science, University of Kashmir, Srinager, Jammu and Kashmir, India</li> <li><sup>b</sup> Department of Computer Science, Jamia Milia Islamia, New Delhi, India</li> <li><sup>c</sup> Department of Electronics &amp; IT, University of Kashmir, Srinager, Jammu and Kashmir, India</li> <li><sup>e</sup> Department of Information &amp; Communication Technology, Mawlana Bhashani Science and Technology University, Tangail, Bangladesh</li> <li><sup>e</sup> Department of Physics, Sri Pratap College, Srinagar, Jammu and Kashmir, India</li> <li><sup>f</sup> Department of Physics, Govt Degree College Patan, Jammu and Kashmir, India</li> </ul>	
<ul> <li>21 Q2 <sup>a</sup> Department of Computer Science, University of Kashmir, Srinager, Jammu and Kashmir, India</li> <li><sup>b</sup> Department of Computer Science, Jamia Millia Islamia, New Delhi, India</li> <li><sup>c</sup> Department of Electronics &amp; IT, University of Kashmir, Srinager, Jammu and Kashmir, India</li> <li><sup>d</sup> Department of Information &amp; Communication Technology, Mawlana Bhashani Science and Technology University, Tangail, Bangladesh</li> <li><sup>e</sup> Department of Physics, Sri Pratap College, Srinagar, Jammu and Kashmir, India</li> <li><sup>f</sup> Department of Physics, Govt Degree College Patan, Jammu and Kashmir, India</li> </ul>	
26 <sup>f</sup> Department of Physics, Sri Pratap College, Srindgar, Jammu and Kashmir, India	
27	
28 29 ARTICLEINFO ABSTRACT 20	
31     Article history:     Quantum-dot cellular automata, is an extremely sn	nall size and a
32 Received 11 January 2017 powerless nanotechnology. It is the possible alterna	ative to current
29 April 2017 24 present time to reduce power losses. This paper pr	resents a novel
Accepted 4 October 2017 35 reversible logic gate called the F-Gate. It is simplest	in design and a
36 <i>Keywords:</i> powerful technique to implement reversible logic	:. A systematic
37 QCA Full-Adder, Full-Subtractor and a Full Adder–Subtra	actor using the
38 F-Gate F-Gate. The proposed Full Adder–Subtractor has achieved and	eved significant
39 Subtractor improvements in terms of overall circuit parameters a	among the most
40 Adder-subtractor previously cost-efficient designs that exploit the inevit 41 occupations of the propose	ed designs have
47 QCADesigner been authenticated and simulated using OCADesigne	r tool ver. 2.0.3.
43 © 2017 Published by Elsevier Inc. This is an open acce	ess article under
44 the CC BY license (http://creativecommons.org/li	icenses/by/4.0/).
45	
46	
4/	
(15)	
40 49	
40 49 50 *Corresponding authors.	
<ul> <li>40</li> <li>49</li> <li>50 *Corresponding authors.</li> <li>51 <i>E-mail addresses: pzahoorcssc@gmail.com</i> (P.Z. Ahmad), firdousahmed15@gmail.com (F. Ahmad).</li> </ul>	

2352-3409/© 2017 Published by Elsevier Inc. This is an open access article under the CC BY license

54 (http://creativecommons.org/licenses/by/4.0/).

> Please cite this article as: P.Z. Ahmad, et al., A novel reversible logic gate and its systematic approach to implement cost-efficient arithmetic logic circuits using QCA, Data in Brief (2017), http: //dx.doi.org/10.1016/j.dib.2017.10.011

P.Z. Ahmad et al. / Data in Brief ■ (■■■) ■■■-■■■

# Specifications Table

Subject area	Nanoelectronics
More specific sub- ject area	Nanotechnology QCA reversible logic design
Type of data	Table, figure
How data was acquired	QCADesigner software Bistable engine and Analysis process have been applied attain the data results
Data format	Analyzed
Experimental factors	Reversible F-Gate has been proposed. It has been testified to determine variation arithmetic logic circuits
Experimental features	Computational Simulation study has been used to determine results
Data accessibility	Data is available within this article

## Value of the data

- Gates are the basic building block to design logic in digital systems. A new reversible F-Gate has been proposed to enhance the performance of digital systems.
- Adder circuits are widely investigated since their performance can directly affect the whole digital system performance. We have proposed an optimal reversible Arithmetic circuits including Adder, Subtractor and Adder-Subtractor using the proposed F-Gate.
- The presented circuit designs and data analysis can support the researchers to reduce the circuit complexity and implement high robust Arithmetic logic designs.
- The proposed OCA reversible designs can be used to reduce hardware cost and design energy lossless arithmetic logic unit (ALU) in quantum computers.

## 1. Data

In this paper, a new high speed and a low power reversible gate called the F-Gate has been 87 proposed. The logic symbol, QCA layout, and its simulation results are shown in Fig. 1. The proposed 88 gate has been used in a systematic manner to implement single layer arithmetic logic functions such 89 as reversible Full Adder (RFA), reversible Full Subtractor (RFS) and reversible Full Adder-Subtractor (RFAS). The logic symbol, QCA layout, and simulation results of the proposed Arithmetic circuits are 91 shown in Figs. 2–4, respectively. A detailed report on the hardware costs achieved from the proposed 92 93 QCA implementations in terms of area, cell counts and clock delays are provided in Table 1. However, the structural evaluation of the proposed RFAS circuit has been compared with their conventional 94 95 counterparts [1–5]. The detailed comparison results of RFAS are shown in Table 2.

#### 2. Experimental design, materials and methods

100 QCADesigner tool ver. 2.0.3 [6] with default parameters have been verified the functioning of the proposed QCA-circuits. The default parameters are listed as: QCA cell size = 18 nm, diameter of 101 quantum dots = 5 nm, number of samples = 50,000, convergence tolerance = 0.001, radius of effect 102 103 = 65 nm relative permittivity = 12.9, clock low = 3.8e-23 J, clock high = 9.8e-22 J, clock amplitude factor = 2.000, layer separation = 11.5 nm and maximum iterations per sample = 100. The simu-104

90

96 97 98

99

105

- 106
- 107
- 108

Please cite this article as: P.Z. Ahmad, et al., A novel reversible logic gate and its systematic approach to implement cost-efficient arithmetic logic circuits using QCA, Data in Brief (2017), http: //dx.doi.org/10.1016/j.dib.2017.10.011

2

55

71 72

73 74

75

76

77

78

79

80

81

86

Download English Version:

https://daneshyari.com/en/article/6597321

Download Persian Version:

https://daneshyari.com/article/6597321

Daneshyari.com