Accepted Manuscript

Regular paper

A Novel 0.84 ppm/oC CMOS Curvature-Compensated Bandgap With 1.2 V Supply Voltage

Huachao Xu, Yuanzhi Zhang, Xiaobing Yan, Jin Wang, Chao Lu, Guofeng Li

PII:	S1434-8411(18)30891-4
DOI:	https://doi.org/10.1016/j.aeue.2018.05.001
Reference:	AEUE 52322
To appear in:	International Journal of Electronics and Communi- cations
Received Date:	6 April 2018
Accepted Date:	2 May 2018

Please cite this article as: H. Xu, Y. Zhang, X. Yan, J. Wang, C. Lu, G. Li, A Novel 0.84 ppm/oC CMOS Curvature-Compensated Bandgap With 1.2 V Supply Voltage, *International Journal of Electronics and Communications* (2018), doi: https://doi.org/10.1016/j.aeue.2018.05.001

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.



A Novel 0.84 ppm/°C CMOS Curvature-Compensated Bandgap With 1.2 V Supply Voltage

Huachao Xu¹, Yuanzhi Zhang², Xiaobing Yan³, Jin Wang¹, Chao Lu^{2*}, Guofeng Li^{1*}

¹Tianjini Key Laboratory of Optoelectronic Sensor and Sensing Network Technology,

College of Electronic Information and Optical Engineering, Nankai University, China, email:

ligf@nankai.edu.cn

²Department of Electrical and Computer Engineering, Southern Illinois University,

Carbondale, IL, USA, 62901, email: chaolu@siu.edu

³Key Laboratory of Optoelectronic Information Materials of Hebei Province, College of

Electron and Information Engineering, Key Laboratory of Digital Medical Engineering of

Hebei Province, Hebei University, China

*Corresponding authors

Abstract: This paper proposes a novel CMOS curvature-compensated bandgap reference (BGR) by using a new full compensation technique. The theory behind the proposed full compensation technique is analyzed. The proposed BGR is designed and implemented using 0.15 μ m standard CMOS process. Simulation results show that the proposed BGR achieves a temperature coefficient (*TC*) of 0.84 ppm/°C over the temperature range from -40 °C to 120 °C with a 1.2 V supply voltage. The current consumption of proposed BGR is 51 μ A at 27 °C. The line regulation of proposed BGR is 0.023 %/V over the supply voltage range from 1.2 V to 1.8 V at 27 °C. In addition, the

Download English Version:

https://daneshyari.com/en/article/6879133

Download Persian Version:

https://daneshyari.com/article/6879133

Daneshyari.com