

Accepted Manuscript



Regular paper

A New Grounded Memristor Emulator Based on MOSFET-C

Abdullah Yesil

PII: S1434-8411(18)30346-7

DOI: <https://doi.org/10.1016/j.aeue.2018.05.004>

Reference: AEUE 52325

To appear in: *International Journal of Electronics and Communications*

Received Date: 8 February 2018

Accepted Date: 5 May 2018

Please cite this article as: A. Yesil, A New Grounded Memristor Emulator Based on MOSFET-C, *International Journal of Electronics and Communications* (2018), doi: <https://doi.org/10.1016/j.aeue.2018.05.004>

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

A New Grounded Memristor Emulator Based on MOSFET-C

Abdullah YESIL

Dept. of Naval Architecture and Marine Engineering, Bandirma Onyedi Eylul University,
10200, Balıkesir, Turkey
ayesil@bandirma.edu.tr

Abstract: In this paper, memristor emulator circuit consisting of only seven MOS transistors and one grounded capacitor is presented. Memristors exhibit nonlinear voltage-current relationship and many previous emulator circuits have multiplier circuit to provide the nonlinear characteristic of the memristor. But there is no any multiplier circuit block in the proposed circuit so the proposed memristor circuit occupies low chip area. The memristor circuit is laid by using Cadence Environment with TSMC 0.18 μm process parameters and its layout dimensions are only 12 μm x 38 μm excluding the area of the capacitor. The post-layout simulation results for memristor are given to demonstrate the performance of the presented memristor emulator in different operating frequencies, process corner, and radical temperature changes. All post-layout simulations agree well with theoretical analyses. Besides the VLSI implementation of the memristor, the proposed circuit is built on the breadboard using discrete circuit elements.

Keywords: Memristor emulator; incremental memristor, MOSFET-C, layout, experimental results.

1. Introduction

To realize a device with low energy consumption and high-density memory is important for nanoscale system design. In the past few decades, Moore's Law becomes powerful in the integrated circuits industry. But building smaller transistors gives rise to more cost and more leakage currents. The memristive devices emerge as the promising alternative to the existing CMOS technology. Leon Chua postulated a new fourth passive circuit element in 1971 and 1976 [1], [2]. Chua called the new passive circuit element as 'memristor' which is a portmanteau for memory and resistor. But the new circuit element could not attract any interest by researchers and circuit designers until its physical realization by Hewlett Packard (HP) research team [3]. HP research team realized the TiO_{2-x} memristor and announced "The missing memristor found" in Nature [3]. The properties of the memristor can be outlined: It operates as a passive element such as resistor; behaves history-dependent element (namely, depends on state-variable); depends on current direction, polarized element; behaves as a frequency-

Download English Version:

<https://daneshyari.com/en/article/6879159>

Download Persian Version:

<https://daneshyari.com/article/6879159>

[Daneshyari.com](https://daneshyari.com)