


Accepted Manuscript

Fault and Timing Analysis in Critical Multi-Core Systems - A Survey with an Avionics Perspective

Andreas Löfwenmark, Simin Nadjm-Tehrani

PII: S1383-7621(17)30490-3
DOI: [10.1016/j.sysarc.2018.04.001](https://doi.org/10.1016/j.sysarc.2018.04.001)
Reference: SYSARC 1488



To appear in: *Journal of Systems Architecture*

Received date: 9 November 2017
Revised date: 3 April 2018
Accepted date: 9 April 2018

Please cite this article as: Andreas Löfwenmark, Simin Nadjm-Tehrani, Fault and Timing Analysis in Critical Multi-Core Systems - A Survey with an Avionics Perspective, *Journal of Systems Architecture* (2018), doi: [10.1016/j.sysarc.2018.04.001](https://doi.org/10.1016/j.sysarc.2018.04.001)

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

Fault and Timing Analysis in Critical Multi-Core Systems - A Survey with an Avionics Perspective

Andreas Löfwenmark^{a,*}, Simin Nadjm-Tehrani^b

^aSaab Aeronautics, Linköping, Sweden

^bDepartment of Computer and Information Science, Linköping University, Linköping, Sweden

Abstract

With more functionality added to future safety-critical avionics systems, new platforms are required to offer the computational capacity needed. Multi-core processors offer a potential that is promising, but they also suffer from two issues that are only recently being addressed in the safety-critical contexts: lack of methods for assuring timing determinism, and higher sensitivity to permanent and transient faults due to shrinking transistor sizes. This paper reviews major contributions that assess the impact of fault tolerance on worst-case execution time of processes running on a multi-core platform. We consider the classic approach for analyzing the impact of faults in such systems, namely fault injection. The review therefore explores the area in which timing effects are studied when fault injection methods are used. We conclude that there are few works that address the intricate timing effects that appear when inter-core interferences due to simultaneous accesses of shared resources are combined with fault tolerance techniques. We assess the applicability of the methods to currently available multi-core processors used in avionics. Dark spots on the research map of the integration problem of hardware reliability and timing predictability for multi-core avionics systems are identified.

1. Introduction

Added functionality in future avionics systems brings complexities to both design and operation of these systems and requires new platforms that offer more computational capacity. Multi-core processing offers a potential that the industry is exploring, and which opens up for new research questions in the context of

*Corresponding author

Email addresses: andreas.lofwenmark@saabgroup.com (Andreas Löfwenmark), simin.nadjm-tehrani@liu.se (Simin Nadjm-Tehrani)

Download English Version:

<https://daneshyari.com/en/article/6885192>

Download Persian Version:

<https://daneshyari.com/article/6885192>

[Daneshyari.com](https://daneshyari.com)