

## Accepted Manuscript

Improving the Area of Fast Parallel Decimal Multipliers


Mário Véstias, Horácio Neto

PII: S0141-9331(18)30012-7  
DOI: [10.1016/j.micpro.2018.05.015](https://doi.org/10.1016/j.micpro.2018.05.015)  
Reference: MICPRO 2696

To appear in: *Microprocessors and Microsystems*

Received date: 11 January 2018  
Revised date: 2 May 2018  
Accepted date: 21 May 2018

Please cite this article as: Mário Véstias, Horácio Neto, Improving the Area of Fast Parallel Decimal Multipliers, *Microprocessors and Microsystems* (2018), doi: [10.1016/j.micpro.2018.05.015](https://doi.org/10.1016/j.micpro.2018.05.015)



This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

# Improving the Area of Fast Parallel Decimal Multipliers

Mário Véstias<sup>b</sup>, Horácio Neto<sup>a</sup>

<sup>a</sup>*INESC-ID, Instituto Superior Técnico, Universidade de Lisboa, Portugal*

<sup>b</sup>*INESC-ID, ISEL, Instituto Politécnico de Lisboa, Portugal*

---

## Abstract

Financial and commercial applications depend on decimal arithmetic because they must produce results that match exactly those obtained by human calculations. Decimal multiplication is a frequently used operation in these applications and also in the design of decimal floating-point units. In this paper we propose a new architecture for parallel decimal multiplication that improves the area of previous decimal multipliers while keeping the best performances. A decimal adder [1] based on a mixed BCD/excess-6 representation of the operands is utilized. A new partial product generation unit is proposed based on a 5221 recoding of the multiplier digits. With the proposed multiplier, we are able to improve on state-of-the-art parallel decimal multipliers targeting LUT-6 FPGAs. Compared to previous decimal multipliers, implementation results for 2, 4, 8, 16, 32 and 34-digits show that the proposed multiplier achieves over 20% better area without performance degradation.

*Keywords:* Decimal multiplication, parallel multiplication, excess-6 coding, 5221 coding, FPGA.

---

## 1. Introduction

The beginning of 2000s was an important mark for decimal computing. Previously, the few attempts to bring decimal hardware to processors were somehow unsuccessful since the tradeoff between applicability and hardware cost did not justify a dedicated decimal arithmetic unit. Starting in 2000s, this scenario has changed with the new financial and business applications

---

*Email addresses:* [mvestias@deetc.isel.pt](mailto:mvestias@deetc.isel.pt) (Mário Véstias), [hcn@inesc-id.pt](mailto:hcn@inesc-id.pt) (Horácio Neto)

Download English Version:

<https://daneshyari.com/en/article/6885803>

Download Persian Version:

<https://daneshyari.com/article/6885803>

[Daneshyari.com](https://daneshyari.com)