


Accepted Manuscript

Decimal Addition on FPGA based on a Mixed BCD/Excess-6 Representation

Horácio Neto, Mário Véstias

PII: S0141-9331(16)30390-8
DOI: [10.1016/j.micpro.2017.10.004](https://doi.org/10.1016/j.micpro.2017.10.004)
Reference: MICPRO 2622



To appear in: *Microprocessors and Microsystems*

Received date: 29 November 2016
Revised date: 9 July 2017
Accepted date: 16 October 2017

Please cite this article as: Horácio Neto, Mário Véstias, Decimal Addition on FPGA based on a Mixed BCD/Excess-6 Representation, *Microprocessors and Microsystems* (2017), doi: [10.1016/j.micpro.2017.10.004](https://doi.org/10.1016/j.micpro.2017.10.004)

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

Decimal Addition on FPGA based on a Mixed BCD/Excess-6 Representation

Horácio Neto^a, Mário Véstias^b

^a*INESC-ID, Instituto Superior Técnico, Universidade de Lisboa, Portugal*

^b*INESC-ID, ISEL, Instituto Politécnico de Lisboa, Portugal*

Abstract

Decimal arithmetic has recovered the attention in the field of computer arithmetic due to decimal precision requirements of application domains like financial, commercial and internet. In this paper, we propose a new decimal adder on FPGA based on a mixed BCD/excess-6 representation that improves the state-of-the-art decimal adders targeting high-end FPGAs. Using the proposed decimal adder, a multioperand adder and a mixed binary/decimal adder are also proposed. The results show that the new decimal adder is very efficient improving the area and delay of previous state of the art decimal adders, multioperand decimal addition and binary/decimal addition.

Keywords: Decimal addition, parallel addition, binary/decimal addition, multioperand addition, excess-6 coding, FPGA.

1. Introduction

Computer arithmetic is predominantly based on binary arithmetic since its numerical properties are easier to implement in hardware when represented in radix-2 than in radix-10. However, decimal arithmetic is a requirement in the computation of many applications, like financial and commercial, where the results must match those obtained by human calculations. In many databases of these applications, numbers are in decimal format. Since many decimal numbers cannot be represented exactly as binary numbers with a finite number of bits, arithmetic operations must be done directly over decimal

Email addresses: `hcn@inesc-id.pt` (Horácio Neto), `mvestias@deetc.isel.pt` (Mário Véstias)

Download English Version:

<https://daneshyari.com/en/article/6885987>

Download Persian Version:

<https://daneshyari.com/article/6885987>

[Daneshyari.com](https://daneshyari.com)