

Accepted Manuscript

Impact of geometric, thermal and tunneling effects on nano-transistors

Langhua Hu, Duan Chen, Guo-Wei Wei


PII: S0021-9991(15)00114-X
DOI: <http://dx.doi.org/10.1016/j.jcp.2015.02.044>
Reference: YJCPH 5748

To appear in: *Journal of Computational Physics*

Received date: 9 December 2013
Revised date: 16 February 2015
Accepted date: 28 February 2015

Please cite this article in press as: L. Hu et al., Impact of geometric, thermal and tunneling effects on nano-transistors, *J. Comput. Phys.* (2015), <http://dx.doi.org/10.1016/j.jcp.2015.02.044>

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.



Impact of geometric, thermal and tunneling effects on nano-transistors

Langhua Hu¹, Duan Chen² *, and Guo-Wei Wei^{1,3}

¹Department of Mathematics, Michigan State University, MI 48824, USA

²Department of Mathematics and Statistics

University of North Carolina at Charlotte, Charlotte, NC, 28223, USA

³Department of Electrical and Computer Engineering, Michigan State University, MI 48824, USA

March 2, 2015

Abstract

Electronic transistors are fundamental building blocks of large scale integrated circuits in modern advanced electronic equipments, and their sizes have been down-scaled to nanometers. Modeling and simulations in the framework of quantum dynamics have emerged as important tools to study functional characteristics of these nano-devices. This work explores the effects of geometric shapes of semiconductor-insulator interfaces, phonon-electron interactions, and quantum tunneling of three-dimensional (3D) nano-transistors. First, we propose a two-scale energy functional to describe the electron dynamics in a dielectric continuum of device material. Coupled governing equations, i.e., Poisson-Kohn-Sham (PKS) equations, are derived by the variational principle. Additionally, it is found that at a given channel cross section area and gate voltage, the geometry that has the smallest perimeter of the channel cross section offers the largest channel current, which indicates that ultra-thin nanotransistors may not be very efficient in practical applications. Moreover, we introduce a new method to evaluate quantum tunneling effects in nanotransistors without invoking the comparison of classical and quantum predictions. It is found that at a given channel cross section area and gate voltage, the geometry that has the smallest perimeter of the channel cross section has the smallest quantum tunneling ratio, which indicates that geometric defects can lead to higher geometric confinement and larger quantum tunneling effect. Furthermore, although an increase in the phonon-electron interaction strength reduces channel current, it does not have much impact to the quantum tunneling ratio. Finally, advanced numerical techniques, including second order elliptic interface methods, have been **applied** to ensure computational accuracy and reliability of the present PKS simulation.

keywords: Nanotransistors, Poisson-Kohn-Sham equations, geometric effect, tunneling effect, thermal effect, matched interface and boundary method.

* Address correspondence to Duan Chen, E-mail: dchen10@uncc.edu

Download English Version:

<https://daneshyari.com/en/article/6931519>

Download Persian Version:

<https://daneshyari.com/article/6931519>

[Daneshyari.com](https://daneshyari.com)