

Accepted Manuscript

Calibration of offset via bulk for low-power HfO₂ based 1T1R memristive crossbar read-out system

C. Mohan, L.A. Camuñas-Mesa, E. Vianello, L. Periniolla, C. Reita, J.M. de la Rosa, T. Serrano-Gotarredona, B. Linares-Barranco



PII: S0167-9317(18)30258-2
DOI: doi:[10.1016/j.mee.2018.06.011](https://doi.org/10.1016/j.mee.2018.06.011)
Reference: MEE 10822
To appear in: *Microelectronic Engineering*
Received date: 12 December 2017
Revised date: 7 April 2018
Accepted date: 28 June 2018

Please cite this article as: C. Mohan, L.A. Camuñas-Mesa, E. Vianello, L. Periniolla, C. Reita, J.M. de la Rosa, T. Serrano-Gotarredona, B. Linares-Barranco, Calibration of offset via bulk for low-power HfO₂ based 1T1R memristive crossbar read-out system. *Mee* (2018), doi:[10.1016/j.mee.2018.06.011](https://doi.org/10.1016/j.mee.2018.06.011)

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

Calibration of offset via bulk for Low-power HfO₂ based 1T1R memristive crossbar Read-Out System

C. Mohan^a, L.A. Camuñas-Mesa^a, E. Vianello^b, L. Periniolla^b, C. Reita^b, J.M. de la Rosa^a, T. Serrano-Gotarredona^a and B. Linares-Barranco^a

Seville, Spain

Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla)^{a,},
CEA-LETI^b*

^a*Parque Científico y Tecnológico, Cartuja, Calle Américo Vespucio, s/n, 41092 Seville*

^b*17 Avenue des Martyrs, 38054, Grenoble*

Abstract

Neuromorphic RRAM circuits typically need currents of several mA when many binary memristive devices are activated at the same time. This is due to the low resistance state of these devices, which increases the power consumption and limits the scalability. To overcome this limitation, it is vital to investigate how to minimize the amplitude of the read-out inference pulses sent through the crossbar lines. However, the amplitude of such inference voltage pulses will become limited by the offset voltage of read-out circuits. This paper presents a three-stage calibration circuit to compensate for offset voltage in the wordlines of a memristor-array read-out system. The proposed calibration scheme is based on adjusting the bulk voltage of one of the input differential pair MOSFETs by means of a switchable cascade of resistor ladders. This renders the possibility to obtain calibration voltage steps less than 0.1mV by cascading a few number of stages, whose results are only limited by mismatch, temperature, electrical noise and other fabrication defects. The system is built using HfO₂-based binary memristive synaptic devices on top of a 130-nm CMOS technology. Layout-extracted simulations considering technology corners, PVT variations and electrical noise are shown to validate the presented calibration scheme.

Keywords: Memristor, neuromorphic, crossbar, nano-CMOS, calibration

*Corresponding author

Email address: mohan@imse-cnm.csic.es (Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla))

Download English Version:

<https://daneshyari.com/en/article/6942378>

Download Persian Version:

<https://daneshyari.com/article/6942378>

[Daneshyari.com](https://daneshyari.com)