## Accepted Manuscript

Area-efficient ferroelectric multi-bit memory device

Woo Young Kim

PII: S0167-9317(18)30114-X

DOI: doi:10.1016/j.mee.2018.03.010

Reference: MEE 10766

To appear in: *Microelectronic Engineering* 

Received date: 27 December 2017
Revised date: 22 February 2018
Accepted date: 11 March 2018

Please cite this article as: Woo Young Kim, Area-efficient ferroelectric multi-bit memory device. The address for the corresponding author was captured as affiliation for all authors. Please check if appropriate. Mee(2017), doi:10.1016/j.mee.2018.03.010

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.



**ACCEPTED MANUSCRIPT** 

Area-efficient ferroelectric multi-bit memory device

Woo Young Kim<sup>1</sup>\*

<sup>1</sup>Department of Electronic Engineering, Jeju National University, 102 Jejudaehak-ro, Jeju-si,

Jeju Special Self-Governing Province, 63243, Republic of Korea

Abstract

Owing to both ferroelectricity and polymer properties, ferroelectric polymers are suitable for

fabrication of high-density memory devices in a multi-layered structure. Recently, multi-bit

memory devices using a ferroelectric polymer has been reported, in which two capacitors in a

memory cell are horizontally positioned and they are electrically connected in a parallel. In this

paper, however, a multi-bit memory device with multi-layered structure will be demonstrated, in

which two capacitors are vertically positioned but they are electrically connected in parallel,

equivalently. By blending crosslinking agent into ferroelectric solution, organic-solvent-tolerant

ferroelectric film could be realized for vertically-stacked structure. The memory operation was

observed at a maximum of 20 V, and there were four distinct states. In particular, the area

efficiency of 25% is higher than that of a previous horizontal multi-bit memory device. The

findings here are expected to be very useful to those involved in the creation of high-density and

high-reliability organic memory devices.

**Keywords**: ferroelectric polymer, multi-bit memory, area efficient memory, multilayer

**Email**: semigumi@jejunu.ac.kr , **Tel**: +82-64-754-3668, **Fax**: +82-64-756-1745

1

## Download English Version:

## https://daneshyari.com/en/article/6942458

Download Persian Version:

https://daneshyari.com/article/6942458

<u>Daneshyari.com</u>