



Plasma-activated direct bonding of patterned silicon-on-insulator wafers to diamond-coated wafers under vacuum



Uryan Isik Can, Baris Bayram *

Department of Electrical and Electronics Engineering, Middle East Technical University, Ankara, Turkey

ARTICLE INFO

Article history:

Received 16 March 2014

Received in revised form 24 May 2014

Accepted 4 June 2014

Available online 14 June 2014

Keywords:

Diamond

Direct bonding

Dry etching

Plasma activation

Silicon on insulator

Capacitive micromachined ultrasonic transducer

ABSTRACT

Direct wafer bonding requires the surfaces to have low surface roughness ($R_a < 0.5$ nm) as well as to be free of any particles or contaminants. Meeting these requirements for wafers patterned with lithography and dry etching presents a serious problem in terms of removal of photoresist residue and etch-related particles, which would require expensive additional equipment to be removed. In this study, we propose the use of chemical mechanical polishing (CMP) to be performed after all lithography and dry etch process steps involving several masks are completed. To reduce the adverse effect of any remaining slurry that might reside in the etched structures, we also propose to reduce the maximum annealing temperature from 550 °C down to 300 °C. The effect of lower annealing temperature on bonding is compensated using a sequential plasma activation with 60 s of O_2 followed by 90 s of N_2 on contacting surfaces made of silicon dioxide to achieve successful wafer bonding. Initial plasma activation with O_2 additionally serves as a final cleaning step whereas the following activation with N_2 for an extended duration is to fully activate the surface for direct bonding. This proposed technique can motivate the use of direct wafer bonding for microfabrication of advanced MEMS devices.

© 2014 Elsevier B.V. All rights reserved.

1. Introduction

Direct wafer bonding has been a versatile tool due to the achievement of high bonding strength between the contacting surfaces, which is appealing for the microfabrication of MEMS devices for diverse applications [1–3]. Bonding of most processed wafers requires a low temperature bonding [1]. With the advent of plasma activation, direct wafer bonding can achieve almost the bulk strength in bonding silicon–silicon surfaces at low temperature [1]. Plasma activation is a powerful technique for hydrophilic wafer bonding [4]. Having silicon dioxide as one of the mating surfaces increases the effectiveness of plasma activation. However, having thick silicon dioxide on both surfaces reduces the maximum bond strength due to longer diffusion length for water between the contacting surfaces to reach the silicon [1]. The plasma increases the kinetics of water removal from the bonded interface due to plasma-induced porous oxide layer [1].

Grown diamond films present significantly high surface roughness for direct wafer bonding. Based on a smoothing process involving deposition, planarization and etching (DPE) steps, the surface roughness can be reduced down to 1.5 nm [5]. Recently, diamond surface roughness as low as 1.7 nm is achieved via CMP using silica-based slurry [6]. However, the surface roughness is still too large for direct wafer bonding [7]. Direct wafer bonding also requires chemical affinity of the bonding surfaces in

addition to surface flatness and cleanliness [7]. Thanks to the plasma activation resulting in high bonding strengths for surfaces having silicon dioxide, bonding of dissimilar materials such as diamond and silicon dioxide can be achieved by using silicon dioxide as an interlayer [7]. In our earlier work, diamond has been used as a membrane material for the microfabrication of vacuum-sealed cavities with such an interlayer [8]. Recently, these cavities are employed in capacitive micromachined ultrasonic transducers (CMUTs) featuring diamond membranes [3,9]. However, meeting the criteria for the applicability of direct wafer bonding as a microfabrication technique becomes overwhelmingly difficult as the complexity of pre-processing of these wafers such as lithography and dry etching increases. In this study, we explore the use of plasma activated direct bonding of patterned silicon-on-insulator (SOI) wafers to diamond-coated wafers under vacuum. Influence of chemical mechanical polishing on patterned SOI wafers and bonding conditions such as high piston force and sequential plasma treatment for a longer duration is explored to achieve a successful direct wafer bonding.

2. Experiment

Silicon wafer (4-in, <100>, As-doped, $<0.005 \Omega \text{ cm}$, $525 \pm 25 \mu\text{m}$) having a thermal oxide thickness of $1 \mu\text{m}$ and SOI wafers (4-in, <100>, Si base: As-doped, $<0.005 \Omega \text{ cm}$, $475 \pm 10 \mu\text{m}$, buried oxide layer: $1 \mu\text{m}$, Si device layer: As-doped, $<0.005 \Omega \text{ cm}$, $20 \pm 0.5 \mu\text{m}$) having a thermal oxide thickness of $1 \mu\text{m}$ are directly purchased from a wafer supplier (Silicon Quest International, CA, US). The description of the wafers used in this study is given in Table 1. The top oxide layer of

* Corresponding author. Tel.: +90 312 210 4420; fax: +90 312 210 2304.

E-mail address: bbayram@metu.edu.tr (B. Bayram).

URL: <http://ultramems.eee.metu.edu.tr>. (B. Bayram).

Table 1
Description of wafer pairs.

ID	Bonded wafers	Layers	Preparation	Bonding conditions
A ₁ ¹	S ₁	SiO ₂ (0.85 μm)	CMP	30 s N ₂ plasma,
	A ₁	UNCD (1 μm)	CMP	10 kN force,
B ₁ ²	S ₂	SiO ₂ (0.55 μm)		550 C for 1 h
		SiO ₂ (1 μm)	CMP	30 s N ₂ plasma,
		Si (20 μm)	Lithography	10 kN force,
		SiO ₂ (0.85 μm)		550 C for 1 h
C ₁ ³	B ₁	NCD (1 μm)	CMP	
		SiO ₂ (0.55 μm)		
		SiO ₂ (1 μm)	Lithography	30 s N ₂ plasma,
		Si (20 μm)	CMP	10 kN force,
D ₁ ⁴	S ₃	SiO ₂ (0.85 μm)		550 C for 1 h
		NCD ^B (3.5 μm)	CMP	
		SiO ₂ (0.55 μm)		
		SiO ₂ (1 μm)	CMP	
E ₁ ⁵	S ₄	SiO ₂ (1 μm)	CMP	60 s O ₂ plasma,
		Si (20 μm)	Lithography	90 s N ₂ plasma,
		SiO ₂ (0.85 μm)		20 kN force,
		UNCD (1 μm)	CMP	300 C for 1 h
E ₁ ⁵	S ₅	SiO ₂ (1 μm)	Lithography	60 s O ₂ plasma,
		Si (20 μm)	CMP	90 s N ₂ plasma,
		SiO ₂ (0.85 μm)		20 kN force,
		MCD ^B (0.7 μm)	CMP	300 C for 1 h
		SiO ₂ (0.55 μm)		

the silicon wafer (S₁) is subject to chemical mechanical polishing (CMP) to reduce the surface roughness. SOI wafers (S₂ and S₄) are subject to CMP first followed by lithography and reactive ion etching (RIE) processes, whereas the other SOI wafers (S₃ and S₅) are patterned first followed by CMP. Based on the measured oxide etch rate of 300 nm/min with a ceria-based slurry (Cabot Microelectronics, IL, US), CMP is performed for 30 s reducing the initial oxide thickness of 1 μm down to approximately 0.85 μm for the silicon (S₁) and SOI wafers (S₂–S₅).

Silicon wafers (4-in, <100>) coated with different diamond types are used in this study. These diamond types are undoped ultrananocrystalline diamond (UNCD), undoped nanocrystalline diamond (NCD), boron-doped nanocrystalline diamond (NCD^B), and boron-doped microcrystalline diamond (MCD^B) (see Table 1). Other than UNCD-coated wafers supplied by ADT (Advanced Diamond Technologies, IL, US), all others are supplied by sp3 (sp3 Diamond Technologies, CA, US). All diamond-coatings are provided with minimum residual stress (−100 MPa < S < 100 MPa) due to the requirements of our potential device [9]. These diamond-coated wafers have SiO₂ deposited via plasma enhanced chemical vapor deposition (PECVD) method at 300 °C (PlasmaLab System 100, Oxford Instruments, UK). The initial deposited oxide thickness of 1 μm is reduced down to 0.55 μm by CMP for 90 s. These wafers are used in the bonding experiments (see Table 1).

Process steps used in the experiments are presented in Fig. 1. An SOI wafer with thermal oxide on top (Fig. 1(a)) is patterned with MASK1 to form the cavities using RIE of SiO₂ (Fig. 1(b)). Because of the hydrophilic nature of the oxide surface, dehydration of the wafer on a hotplate is performed. Additionally, the wafer is coated with hexamethyldisilazane (HMDS) to promote resist adhesion. To limit the adverse interaction of HMDS and the photoresist, separate spin coaters are used. The photoresist (AZ4533, Clariant Corp., US) is coated for a thickness of 3.3 μm (4000 rpm, 1000 rpm/s, 50 s). High acceleration rate is required to achieve the desired photoresist profile. A prebake is performed on a hotplate (100 °C, 200 s). Using MASK1, the photoresist is exposed at a constant dose of 45 mJ under vacuum contact using a mask aligner (EVG620, EVGroup, Austria), and then is developed using a developer (AZ400K, Clariant Corp., US) for 100 s. The oxide layer is completely removed inside the cavity with RIE (STS RIE, Surface Technology Systems, Newport, UK). The photoresist is removed using O₂ plasma and piranha cleaning (4:1 mixture of H₂SO₄:H₂O₂, 130 °C for 15 min). The cross-section of a SOI wafer processed as described is depicted in Fig. 1(b). Using MASK2 to separate the cavities, RIE etch of SiO₂ followed by




Fig. 1. Process steps used in the experiments. (a) SOI wafer with thermal SiO₂, (b) MASK1 patterning of cavity using RIE etch of SiO₂, (c) MASK2 patterning of separation between cavities using RIE etch of SiO₂ followed by DRIE etch of Si, and (d) direct wafer bonding of patterned wafer shown in (c) with a diamond-coated silicon wafer having PECVD SiO₂ on top.

deep reactive ion etching (DRIE) of Si device layer is performed (Fig. 1(c)). A photoresist thickness of 3.3 μm is sufficiently thick to protect the wafer surface through the etching of 1 μm SiO₂ and 20 μm Si device layer. Vertical etch of the patterns is achieved successfully using dry




Fig. 2. Scanning electron microscopy (SEM) image of representative wafer similar to S₂ and S₄.

Download English Version:

<https://daneshyari.com/en/article/702207>

Download Persian Version:

<https://daneshyari.com/article/702207>

[Daneshyari.com](https://daneshyari.com)