## **ARTICLE IN PRESS**

[Solid State Electronics xxx \(xxxx\) xxx–xxx](https://doi.org/10.1016/j.sse.2017.12.001)



Contents lists available at [ScienceDirect](http://www.sciencedirect.com/science/journal/00381101)

### Solid State Electronics



journal homepage: [www.elsevier.com/locate/sse](https://www.elsevier.com/locate/sse)

## Static and low frequency noise characterization of ultra-thin body InAs MOSFETs

T.A. K[a](#page-0-0)ratsori $a^{a,c,*}$  $a^{a,c,*}$  $a^{a,c,*}$ , M. Pastorek $^b$  $^b$ , C.G. Theodorou $^a$ , A. Fadjie $^b$ , N. Wichmann $^b$ , L. Desplanque $^b$ , X. W[a](#page-0-0)llart $^{\rm b}$  $^{\rm b}$  $^{\rm b}$ , S. Bollaert $^{\rm b}$ , C.A. Dimitriadis $^{\rm c}$  $^{\rm c}$  $^{\rm c}$ , G. Ghibaudo $^{\rm a}$ 

<span id="page-0-3"></span>

<span id="page-0-0"></span><sup>a</sup> IMEP-LAHC, INPG – Minatec, 3 Parvis Louis Néel, CS 50257, 38016 Grenoble, France<br><sup>b</sup> IEMN, University of Science and Technology, Avenue Henri Poincaré, CS 60069, 59 652 Lille, France

<span id="page-0-1"></span><sup>c</sup> Department of Physics, Aristotle University of Thessaloniki, Thessaloniki 54124, Greece

#### ARTICLE INFO

Keywords: Electrical characterization III-V materials InAs MOSFETs Low-frequency noise Random telegraph noise

#### ABSTRACT

A complete static and low frequency noise characterization of ultra-thin body InAs MOSFETs is presented. Characterization techniques, such as the well-known Y-function method established for Si MOSFETs, are applied in order to extract the electrical parameters and study the behavior of these research grade devices. Additionally, the Lambert-W function parameter extraction methodology valid from weak to strong inversion is also used in order to verify its applicability in these experimental level devices. Moreover, a low-frequency noise characterization of the UTB InAs MOSFETs is presented, revealing carrier trapping/detrapping in slow oxide traps and remote Coulomb scattering as origin of 1/f noise, which allowed for the extraction of the oxide trap areal density. Finally, Lorentzian-like noise is also observed in the sub-micron area devices and attributed to both Random Telegraph Noise from oxide individual traps and g-r noise from the semiconductor interface.

#### 1. Introduction

The necessity of pursuing Moore's Law while surpassing the limitations of Silicon, led to the study of new materials and processes for metal oxide semiconductor transistors. For example, III–V materials like InAs and InGaAs are widely regarded as leading candidates for increased drive current digital applications [1–[3\].](#page--1-0) Indeed, effective mobility values over  $3000 \text{ cm}^2/\text{V s}$  i.e. much higher than in silicon MOS-FETs at a comparable sheet density, and, volume oxide trap densities around  $10^{19}$ /eV/cm<sup>3</sup> have been reported in [\[2,3\].](#page--1-1) The accurate determination of the electrical parameters in such novel devices is essential for understanding their physical properties. In this context, the goal of the paper is to apply characterization techniques that are already established for Si MOSFETs in order to study the behavior of ultra thin body InAs MOSFETs.

#### 2. Devices and experimental details

The devices measured in this work are ultra thin body (UTB) InAs MOSFET transistors with MBE selectively raised InAs n+ Source/Drain (S/D) contacts on lattice mismatched InP/InAs/InGaAs/InAlAs/InP epi-layer [\[4\].](#page--1-2) The high k gate stack is composed of  $\text{Al}_2\text{O}_3$  (2 nm) and HfO<sub>2</sub> (2 nm). The capacitance equivalent thickness of the structure (CET) is

around 1.7 nm. The channel length L varies from 1 μm down to  $0.025 \,\mu m$  while the channel width W is fixed at  $3 \,\mu m$ . Drain current measurements in the linear  $(V_d = 30 \text{ mV})$  and saturation regions ( $V_d = 1$  V) were performed with Agilent B1500 Semiconductor Device Analyzer, whereas the drain current noise was measured using the Agilent B1530 Waveform Generator Unit.

#### 3. Results and discussion

#### 3.1. Parameter extraction

Typical I<sub>d</sub>–V<sub>g</sub> characteristics at V<sub>d</sub> = 30 mV are presented in [Fig. 1](#page-1-0) both in linear and logarithmic scale for different gate lengths. In order to extract the device parameters, we applied the Y-Function method (Eq. [\(1\)\)](#page-0-4) in strong inversion for several gate lengths (see [Fig. 2\)](#page-1-1) [\[5\].](#page--1-3)

<span id="page-0-4"></span>
$$
Y = \frac{I_d}{\sqrt{g_m}}\tag{1}
$$

<span id="page-0-5"></span>In a previous work, it has been shown that the Lambert-W (LW) function can describe very well the inversion charge  $Q_i$  from weak to strong inversion [\[6\]:](#page--1-4)

<https://doi.org/10.1016/j.sse.2017.12.001>

0038-1101/ © 2017 Elsevier Ltd. All rights reserved.

<span id="page-0-2"></span><sup>⁎</sup> Corresponding author at: Polygone Scientifique MINATEC, 3 Parvis Louis Néel, CS 50257, 38016 Grenoble Cedex 1, France. E-mail address: [theano.karatsori@imep.grenoble-inp.fr](mailto:theano.karatsori@imep.grenoble-inp.fr) (T.A. Karatsori).

<span id="page-1-0"></span>

Fig. 1. Experimental transfer characteristics for UTB InAs n-MOSFETS.

<span id="page-1-1"></span>

Fig. 2. Y-V<sub>o</sub> characteristics for UTB InAs n-MOSFETS.

$$
Q_i(V_g) = C_{ox} \cdot \frac{\eta kT}{q} \cdot LW \left( e^{\frac{q \cdot (V_g - V_l)}{\eta kT}} \right)
$$
\n(2)

where  $C_{ox}$  is the gate oxide capacitance per unit area,  $kT$  the thermal energy,  $\eta$  the subthreshold ideality factor and  $V_t$  the threshold voltage.

The drain current of a MOSFET in linear operation is given by Eq.

<span id="page-1-2"></span>[\(3\)](#page-1-2):



where  $V_d$  is the drain voltage. The effective mobility,  $\mu_{eff}$ , can be expressed with the inversion charge:

$$
\mu_{eff} = \frac{\mu_0}{1 + \theta_1 \frac{Q_l}{C_{ox}} + \theta_2 \left(\frac{Q_l}{C_{ox}}\right)^2}
$$
\n(4)

where  $\mu_0$ , is the low field mobility,  $\theta_1$  and  $\theta_2$  are the first and second order mobility attenuation factors, respectively. Indeed, we applied the methodology described in [\[6\]](#page--1-4) to verify the applicability of this method in these experimental level devices. Impressively, as shown in [Fig. 3](#page-1-3), using the best fit parameters we managed to have a very good agreement between the experimental and the modeled  $I_d(V_g)$  curves from weak to strong inversion.

As can be seen in [Fig. 4,](#page-1-4) the threshold voltage  $V_t$  and low-field mobility  $\mu_0$  values extracted from LW lie close enough to those obtained from Y-function, yet being reasonably unequal, concerning the

<span id="page-1-3"></span>

Fig. 3. Experimental (symbols) and LW-fitted (lines) transfer characteristics for UTB InAs n-MOSFETS.

<span id="page-1-4"></span>

Fig. 4. Variation of V<sub>t</sub> (a) and  $\mu_0$  (b) extracted from Y-Function (black lines) and LW-Function (red lines) with L. (For interpretation of the references to colour in this figure legend, the reader is referred to the web version of this article.)

<span id="page-1-5"></span>

Fig. 5. Variation of η extracted experimentally from the maximum sub-threshold slope (black lines) and from LW-Function (red lines) and  $N_{it}$  with L. (For interpretation of the references to colour in this figure legend, the reader is referred to the web version of this article.)

fundamental differences of the two methods. The ideality factor obtained from the LW function methodology is in very good agreement with the one directly deduced from the maximum sub-threshold slope (see [Fig. 5\)](#page-1-5). The fast interface trap density can be deduced from the ideality factor as indicated in the following equation:

$$
N_{it} = \frac{C_{ox}}{q} \cdot (\eta - 1) \tag{5}
$$

The values extracted are in the range  $3 \times 10^{13} - 6 \times 10^{13} / \text{eV/cm}^2$ . Additionally, from the  $\theta_1$ -G<sub>m</sub> slope we found the series resistance equal to  $R_{SD} \approx 310 \Omega \mu m$ , which is a reasonably good value for such UTB III–V devices.

Concerning the saturation region, examples of typical  $I_d-V_g$  characteristics (symbols) measured at  $V_d = 1$  V are presented in [Fig. 6](#page--1-5) both in linear and logarithmic scale for channel lengths  $L = 1 \mu m$  and 0.2 μm. In [\[7\]](#page--1-6) the MOSFET drain current compact model based on the Lambert-W function (Eq. [\(2\)](#page-0-5)) has been extended in all operation regimes. We applied this model (Eqs. 6–[10\)](#page-1-6) to the devices under test, using v<sub>sat</sub> and DIBL as fitting parameters while keeping the extracted values from the linear region for the other parameters ( $V_t$ ,  $\eta$ ,  $\mu_0$ ,  $R_{SD}$ ).

<span id="page-1-6"></span>
$$
I_d = \frac{I_{d,0}}{1 + g_{m,0} \left(R_{s,eff} + \frac{R_{SD}}{2}\right) + g_{d,0} \cdot R_{SD}}\tag{6}
$$

where

$$
I_{d,0} = \frac{\beta}{C_{ox} \cdot V_d} \left[ \frac{\eta kT}{C_{ox}} \cdot \left[ \frac{1}{2 \cdot \eta kT} \cdot Q_{i|V_d=0}^2 + C_{ox} \cdot Q_{i|V_d=0} - \frac{1}{2 \cdot \eta kT} \cdot Q_i^2 + C_{ox} \cdot Q_i \right] \right]
$$
(7)

$$
Q_i(V_g + DIBL \cdot V_d, V_d, V_t, \eta) = \frac{\eta kT}{q} C_{\alpha x} \cdot LW \left( e^{q \cdot \frac{(V_g + DIBL \cdot V_d) - V_t - V_d}{\eta kT}} \right)
$$
(8)

$$
R_{s,eff} = \frac{1}{W \cdot C_{ox} \cdot v_{sat}}
$$
 (9)

Download English Version:

# <https://daneshyari.com/en/article/7150398>

Download Persian Version:

<https://daneshyari.com/article/7150398>

[Daneshyari.com](https://daneshyari.com)