Accepted Manuscript

Use DAS Algorithm to Break Through the Device Limitations of Switchedcapacitor-based DAC in an ADC Consisting of Pipelined SAR and TDC


Fu Zhongyi, Tang Xian, Pun Kong Pang

 PII:
 S0038-1101(17)30746-3

 DOI:
 https://doi.org/10.1016/j.sse.2017.10.003

 Reference:
 SSE 7316

To appear in: Solid-State Electronics



Please cite this article as: Zhongyi, F., Xian, T., Pang, P.K., Use DAS Algorithm to Break Through the Device Limitations of Switched-capacitor-based DAC in an ADC Consisting of Pipelined SAR and TDC, *Solid-State Electronics* (2017), doi: https://doi.org/10.1016/j.sse.2017.10.003

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

ACCEPTED MANUSCRIPT

Use DAS Algorithm to Break Through the Device Limitations of Switched-capacitor-based DAC in an ADC Consisting of Pipelined SAR and TDC

Fu Zhongyi^a, Tang Xian^b, Pun Kong Pang^a

^aDepartment of Electronic Engineering, The Chinese University of Hong Kong, Shatin Hong Kong SAR, China ^bGraduate School at Shenzhen, Tsinghua University, Shenzhen 518055, China

Abstract

Switched capacitors are widely used in integrated circuits for discrete-time signal processing. Metal-Insulator-Metal (MIM) capacitors and MOSFET switches are commonly used for switched-capacitor circuits. They impose limitations in the power consumption and the bandwidth of the circuits. For instance, the switched-capacitor digital-to-analog converter (DAC) is the critical circuit block that determines the performance in a successive approximation register (SAR) analog-to-digital converters (ADC). In this paper, a design using the detectand-skip (DAS) algorithm to break through the device limitations of switchedcapacitor-based DACs is analyzed in a coarse-fine SAR ADC architecture. When it is shown that compared with the state-of-the-art Vcm-based capacitive DAC (CDAC), the DAS algorithm reduces 55% of the energy and extends the valid bandwidth from 2 MHz to 16 MHz with a 6-bit resolution under the same setting and technology. Besides, a time-to-digital converter (TDC)-assisted pipelined SAR ADC architecture using the DAS algorithm is proposed. Implemented in a 180 nm CMOS process, the 10-bit 10-MS/s prototype measures an energy efficiency of 57.8 fJ/conv.-step.

Keywords: DAS, switched capacitor, CMOS process, energy, bandwidth, CDAC, ADC, SAR, pipeline

Preprint submitted to Solid-State Electronics

September 28, 2017

Download English Version:

https://daneshyari.com/en/article/7150747

Download Persian Version:

https://daneshyari.com/article/7150747

Daneshyari.com