Solid-State Electronics 101 (2014) 131-136

Contents lists available at ScienceDirect

Solid-State Electronics

journal homepage: www.elsevier.com/locate/sse

# Negative Bias Temperature Instabilities induced in devices with millisecond anneal for ultra-shallow junctions



<sup>a</sup> Departament d'Enginyeria Electrònica, Universitat Autònoma de Barcelona (UAB), Barcelona, Spain <sup>b</sup> IMEC, Leuven, Belgium

#### ARTICLE INFO

Article history: Available online 9 July 2014

The review of this paper was arranged by Prof. A. Zaslavsky

Keywords: MOSFET BTI Annealing Time-dependent variability Emission and capture times Defect passivation

### 1. Introduction

Ultra shallow junction formation in deeply scaled CMOS technologies requires the optimization and control of the implanted dopants. To achieve this objective millisecond anneal (MSA) has been shown to be a promising technique for the 32 nm node and below [1,2]. On the other hand, Negative Bias Temperature Instability (NBTI), which is characterized by a progressive shift of the transistor threshold voltage  $(V_{th})$  when high gate voltage is applied, is one of the main aging mechanisms in CMOS devices [3,4]. NBTI is associated to charge in trapping defects when a high voltage is applied to the gate of the transistor and is especially relevant at high temperatures [5]. The charge in some defects can be rapidly detrapped, leading to a partial recovery (relaxation) of the damage created by the NBTI stress [6]. The fast NBTI relaxation makes difficult the characterization of this failure mechanism, being necessary the use of special techniques to correctly evaluate the real damage produced by the NBTI stress [7]. Moreover, NBTI is strongly dependent of the fabrication process [8]. In this regard, millisecond anneal (MSA) has been demonstrated to affect NBTI aging [9]. Here we will extend the NBTI relaxation studies, from very short to medium relaxation times, using a new ultra-fast (UF) technique to more accurately characterize the recovery of

## ABSTRACT

In this paper the NBTI degradation has been studied in pMOS transistors with ultra-thin high-*k* dielectric subjected to a millisecond anneal for ultra-shallow junction implantation using different laser powers. An ultrafast characterization technique has been developed with the aim of acquiring the threshold voltage  $(V_{\rm th})$  shift in relaxation times as short as possible once the electrical stress is removed. It has been observed that increasing the millisecond anneal temperature reduce the NBTI degradation. These results have been explained in the context of the emission and capture probability maps of the defects.

© 2014 Elsevier Ltd. All rights reserved.

the NBTI degradation. Moreover, the results will be interpreted in the framework of the recent advances in the NBTI physics modelling.

#### 2. Samples and the experimental set-up

The samples used in this work were pMOS transistors with HfSiO/Al<sub>2</sub>O<sub>3</sub> dielectric (EOT  $\sim$  14–15 Å [1]), TaCN as gate electrode and  $W/L = 10 \,\mu\text{m}/0.15 \,\mu\text{m}$ . The MSA considered applying laser pulses with low (LLP), medium (MLP) and high (HLP) laser powers. The temperatures achieved during the three types of annealing are estimated to be 1100 °C, 1200 °C and 1350 °C, respectively and the duration of each anneal was around 1 ms. To analyze the effect of MSA on NBTI, the transistors were electrically stressed with a constant voltage stress (CVS) sequence of 10 s, 100 s and 200 s applied to the gate to provoke the NBTI degradation. The stress voltages (V<sub>stress</sub>) ranged from -1.8 V to -2.4 V. During the stress sequence the drain, source and bulk terminals were grounded. After each CVS time interval, the devices were relaxed for 150 s and the threshold voltage  $(V_{\rm th})$ was measured during the NBTI relaxation period using the ultra-fast (UF) set up developed in this work. All measurements were made at room temperature.

To acquire the NBTI relaxation, the UF measurement set-up depicted in Fig. 1 has been developed in order to register the device  $V_{\rm th}$  in times as short as possible after the stress removal. The





<sup>\*</sup> Corresponding author. Tel.: +34 935813530. *E-mail address:* miquel.moras@uab.es (M. Moras).



**Fig. 1.** Ultrafast setup developed to apply a stress voltage to the gate of the MOSFET under test and to measure the threshold voltage shift when the stress is removed. A feedback loop and the switches in the 'measure' mode force a constant voltage at the gate which is approximately equal to the threshold voltage, which is acquired by means of an oscilloscope probe.

shorter the first data acquisition time, the better the accuracy prediction of the NBTI degradation. The developed circuit has been designed with the aim of avoiding the open loop operation of the operational amplifier at any moment during the stress and relaxation process. This avoids voltage ripples that could be detrimental for the measurement. The circuit presented in Fig. 1, together with an instrumentation system control, is capable of applying an electrical stress (stress mode) on the gate terminal and subsequently measuring the V<sub>th</sub> of the Device Under Test, DUT, (measure mode). By means of three switches the stress and measure sequences are controlled. When the switches are in the stress position, the stress voltage is applied to the gate of the DUT with the drain, source and bulk grounded, which provokes the device degradation. In this case the current through the channel is zero because  $I_{\text{bias}}$  flows through the operational loop. When the circuit is switched to the measure mode, a low drain voltage is applied to the drain, while bulk and source are grounded. In addition, a current through the channel is forced by means of  $I_{\text{bias}}$ . If the value of  $I_{\text{bias}}$  is properly chosen, the transistor operates at  $V_{\rm gate} \sim V_{\rm th}$ . The gate voltage in the 'measure' mode (i.e., the device  $V_{\rm th}$ ) will be acquired by means of an oscilloscope probe and transmitted to a computer by GPIB bus to analyze the signal. All the switches are controlled by means of an instrumentation system and the 'control' signal.

Fig. 2 shows an example of a typical oscilloscope capture of the gate voltage when the UF technique is used. The sample had a HLP annealing passivation and the stress voltage was -2.1 V. The switching from 'stress mode' to 'measure mode' is produced at time equal to zero. During the stress phase, the oscilloscope registers the stress voltage applied to the gate. When the circuit operation is switched to the measure mode, the gate voltage rapidly changes from the stress voltage to the threshold voltage ( $V_{\rm th}$ ) of the transistor. Using this set-up, measurements can be done for times as small as 20 µs, which allow obtaining information on the NBTI



**Fig. 2.** Oscilloscope view obtained with the set-up in Fig. 1. During the stress phase,  $V_{\text{stress}}$  is measured, and once the circuit is switched to the measurement mode, the  $V_{\text{th}}$  of the transistor is recorded.

effects for very short relaxation times. The large quantity of data provided by one capture of the oscilloscope can be used to smooth the signal and get higher accuracy in the  $V_{th}$  trace. The total  $V_{th}$ shift ( $\Delta V_{th}$ ) induced by the NBTI degradation can be easily calculated as the difference between the measured voltage and the  $V_{th}$  values measured prior to the stress (fresh  $V_{th}$ ). As can be observed in Fig. 2, immediately after the stress, a shift in  $V_{th}$  has been produced due to the NBTI degradation induced during the stress. The  $V_{th}$  recovery during the relaxation can be clearly observed. Then, the set-up in Fig. 1 is useful to characterize the NBTI degradation at very short times after the stress and it has been used for the study of the influence of the MSA on the NBTI.

### 3. Results

Fig. 3 shows the fresh (non-stressed)  $I_D-V_G$  characteristics in linear (left) and semilog (right) scale measured on a device subjected to LLP, MLP and HLP MSA. Clearly, a lower  $V_{\text{th}}$  is observed for MLP and HLP conditions which suggests a lower defect density when the anneal temperature increases. Fig. 4 shows the experimental NBTI relaxation traces (symbols) after stresses applied to the pMOS samples with different laser power MSA. The symbols until ~0.5 ms correspond to the first fast data block captured by the oscilloscope. After that, successive acquisitions were done up to 150 s of relaxation in order to measure the NBTI



**Fig. 3.** pMOS fresh  $I_D-V_G$  curves measured in transistors with  $W/L = 10 \mu m/0.15 \mu m$  at room temperature, after the MSA. The data is plotted in linear (left) and semilog (right) scales.

Download English Version:

# https://daneshyari.com/en/article/746583

Download Persian Version:

https://daneshyari.com/article/746583

Daneshyari.com