Solid-State Electronics 99 (2014) 59-64



Contents lists available at ScienceDirect

Solid-State Electronics

journal homepage: www.elsevier.com/locate/sse

Process dependency on threshold voltage of GaN MOSFET on AlGaN/GaN heterostructure



Qingpeng Wang^{a,b}, Ying Jiang^{a,b}, Takahiro Miyashita^c, Shin-ichi Motoyama^c, Liuan Li^b, Dejun Wang^{a,*}, Yasuo Ohno^{b,1}, Jin-Ping Ao^{b,*}

^a School of Electronic Science and Technology, Dalian University of Technology, 2 Linggong Road, Ganjingzi District, Dalian 116024, China
^b Institute of Technology and Science, The University of Tokushima, 2-1 Minami-josanjima, Tokushima 770-8506, Japan
^c Research and Development Department, SAMCO Inc., 36 Waraya-cho, Takeda, Fushimi-ku, Kyoto 612-8443, Japan

ARTICLE INFO

Article history: Received 20 November 2013 Received in revised form 4 April 2014 Accepted 22 May 2014 Available online 7 July 2014

The review of this paper was arranged by Prof. E. Calleja

Keywords: GaN MOSFET AlGaN/GaN heterostructure Dry etching Threshold voltage Nitrogen vacancy

ABSTRACT

GaN metal-oxide-semiconductor field-effect transistors (MOSFETs) with recessed gate on AlGaN/GaN beterostructure are reported in which the drain and source obmic contacts were fabricated on the AlGaN/GaN heterostructure and the electron channel was formed on the GaN buffer layer by removing the AlGaN barrier layer. Negative threshold voltages were commonly observed in all devices. To investigate the reasons of the negative threshold voltages, different oxide thickness, etching gas and bias power of inductively-coupled plasma (ICP) system were utilized in the fabrication process of the GaN MOSFETs. It is found that positive charges of around $1 \times 10^{12} \text{ q/cm}^2$ exist near the interface at the just threshold condition in both silane- and tetraethylorthosilicate (TEOS)-based devices. It is also found that the threshold voltages do not obviously change with the different etching gas (SiCl₄, BCl₃ and two-step etching of SiCl₄/Cl₂) at the same ICP bias power level (20-25 W) and will become deeper when higher bias power is used in the dry recess process which may be related to the much serious ion bombardment damage. Furthermore, X-ray photoelectron spectroscopy (XPS) experiments were done to investigate the surface conditions. It is found that N 1s peaks become lower with higher bias power of the dry etching process. Also, silicon contamination was found and could be removed by HNO₃/HF solution. It indicates that the nitrogen vacancies are mainly responsible for the negative threshold voltages rather than the silicon contamination. It demonstrates that optimization of the ICP recess conditions and improvement of the surface condition are still necessary to realize enhancement-mode GaN MOSFETs on AlGaN/GaN heterostructure.

© 2014 Elsevier Ltd. All rights reserved.

1. Introduction

Gallium nitride has good characteristics for power devices owing to the high electron saturation velocity and critical electric field [1–3]. In recent years, excellent results have been reported in AlGaN/GaN heterostructure field-effect transistors (HFETs). However, they showed normally-on operation [4,5] which will increase the power consumption of the circuit system. Enhancement-mode (E-mode) operation of FET is required for safe operation and low power consumption [6]. Basically, E-mode operation requires two points: (1) positive threshold voltage and (2) high current conduction at positive gate voltage (high channel mobility).

GaN metal-oxide-semiconductor field-effect transistor (MOS-FET) on AlGaN/GaN heterostructure is an interesting candidate for the easy fabrication of source and drain ohmic contacts [7]. In this structure, dry recess process is necessary to remove the AlGaN layer above the channel region. In the latest years, several works have been done to improve the channel mobility of the GaN MOS-FETs. Ao et al. reported GaN MOSFETs with silane plasmaenhanced chemical vapor deposition (PECVD) gate oxide and the mobility of 137 cm²/V s in 2011 [8]. Tsai et al. reported GaN MOS-FET with high-k LaAl₂O₃/SiO₂ gate dielectric which has high channel mobility of 201 cm²/V s [9]. Zhang et al. investigated the pyroelectric and polarization effect in GaN MOS diodes and FETs in 2012 [10]. Jiang et al. reported GaN MOSFETs of mobility around 140 cm²/V s with BCl₃ as the dry etching gas [11]. However, for the recessed GaN MOSFETs or MOS diodes on the semi-insulating GaN

^{*} Corresponding authors. Tel.: +81 886567442.

E-mail addresses: dwang121@dlut.edu.cn (D. Wang), jpao@ee.tokushima-u.ac.jp (J.-P. Ao).

¹ e-Device Inc., Sapporo 063-0801, Japan.

(SI-GaN), it sometimes shows negative threshold voltages or flat band voltages. Also, the mobility values of them are still too low. They are the problems for E-mode devices [8,10,11], which may relate to the dry process and the charges in the oxide.

In this paper, the performance of GaN MOSFETs with silane- and tetraethylorthosilicate (TEOS)-based gate oxides were evaluated on both channel mobility and interface state density. Then the process dependency, including different oxide thickness and different dry recess process, on the threshold voltage of GaN MOSFET on AlGaN/GaN heterostructure were investigated in detail. The reasons for the negative shift of the threshold voltage were analyzed. Finally, X-ray photoelectron spectroscopy (XPS) experiments were done to confirm the surface damage and contamination on the dry-etched GaN surface.

2. Device structure and fabrication

The structure of the GaN MOSFETs is shown in Fig. 1, which is made on an AlGaN/GaN HFET structure formed on sapphire substrate. To suppress the current collapse effect by the electron injection at the source and drain surface, n-type AlGaN barrier layer and GaN cap layer with doping density of 1×10^{19} cm⁻³ were used [12]. From top to bottom, the *n*-GaN, *n*-AlGaN and SI-GaN (semi-insulating GaN) layers are with thickness of 10 nm, 20 nm and 2 µm, respectively. The measured sheet resistance of this wafer is about 460 Ω/square which is much lower than that of the wafer without high doping in the cap layers (519 Ω/square) from the same wafer maker.

The fabrication process is based on the standard photolithography and lift-off technologies. After device isolation by inductively coupled plasma (ICP) etching with SiCl₄ gas, the 2DEG layer in the channel region was recessed for 40 nm. In this process, different etching gas (SiCl₄, BCl₃, and Cl₂) and bias power (20-60 W) were used to investigate the dry recess process dependency on performance of the devices. After that, surface treatment with HNO₃/HF (10 min) was given to remove the possible Si contamination or damage on the etched surface. Then SiO₂ insulator with thickness of 30-100 nm was deposited using plasma-enhance chemical vapor deposition (PECVD) (PD-220LC, SAMCO) with silane and TEOS source, respectively. Then, they were annealed at 1000 °C for 10 min in N₂ ambient which was reported as an optimized annealing condition to minimize the interface state density [3,8,13]. The ohmic contacts were formed using Ti/Al/Ti/Au (50/ 200/40/40 nm) and annealed at 850 °C for 1 min in N2 ambient. The evaluation of transmission line model (TLM) showed that the contact resistance was around 0.3Ω mm. Finally, Ni/Au (70/ 30 nm) was deposited as the gate metal.

Three types of GaN MOSFETs were designed for device evaluation (Fig. 2), which were long-channel ring-type (W_{eff} = 819 µm, L = 94 µm), long-channel bar-type (W = 200 µm, L = 100 µm), and short-channel bar-type (W = 56 µm, L = 20 µm) MOSFETs.



Fig. 1. GaN MOSFET structure on AlGaN/GaN heterostructure.



Fig. 2. GaN MOSFET layout. (a) Long-channel ring-type, (b) long-channel bar-type and (c) short-channel bar-type.

3. Device characterization and discussion

3.1. Evaluation of device with silane- and TEOS-based gate oxide

Based on the gradual channel approximation (GCA) model, long channel MOSFETs were utilized for device evaluation in which the effect from the series resistance and the discrepancy of gate dimension between the design and fabrication could be ignored [14]. Instead of the bar-type one, a long-channel ring-type device with inner and outer gate radii of 89 and 183 μ m was used to avoid the leakage current from the isolation region.

The current-voltage (I-V) characteristics of the long-channel ring-type MOSFET with 100 nm silane based oxide is shown in Fig. 3. Device operation up to gate voltage of 10 V was confirmed. Also, hysteresis was not obviously observed. It is possibly due to the use of *n*-GaN/*n*-AlGaN cap layer in the wafer. Fig. 4 shows the transfer characteristics at a drain voltage of 0.1 V. The dry recess conditions of these devices were with ICP/Bias power of 100/20 W, etching gas of SiCl₄ and surface treatment of HNO₃/HF (10 min). Threshold voltages of MOSFETs with silane-based oxide of 100, 60, and 30 nm are -3.0, -1.1, and 0.0 V, respectively. For devices with TEOS-based oxide of 30 and 100 nm, the threshold voltages are about -3.0 and 0.0 V, respectively. Fig. 5 is the normalized capacitance-voltage (C-V) characteristics, showing similar trend of threshold shift with the transfer characteristics in Fig. 4. Fig. 6 shows the typical oxide breakdown properties of both silane- and TEOS-based oxide layers. Since a vertical MOS structure is difficult to realize on the wafer with sapphire substrate, a lateral MOS structure (Fig. 6) was measured in strong accumulation



Fig. 3. Current-voltage characteristics of a long-channel ring-type MOSFET with 100 nm silane based oxide.

Download English Version:

https://daneshyari.com/en/article/747660

Download Persian Version:

https://daneshyari.com/article/747660

Daneshyari.com