#### [Solid-State Electronics 79 \(2013\) 285–289](http://dx.doi.org/10.1016/j.sse.2012.09.005)

Contents lists available at [SciVerse ScienceDirect](http://www.sciencedirect.com/science/journal/00381101)

# Solid-State Electronics

journal homepage: [www.elsevier.com/locate/sse](http://www.elsevier.com/locate/sse)

# $BaTiO<sub>3</sub>$  as charge-trapping layer for nonvolatile memory applications

# X.D. Huang <sup>a</sup>, Johnny K.O. Sin <sup>b</sup>, P.T. Lai <sup>a,</sup>\*

a Department of Electrical and Electronic Engineering, The University of Hong Kong, Pokfulam Road, Hong Kong <sup>b</sup> Department of Electrical and Electronic Engineering, The Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong

### article info

Article history: Received 4 June 2012 Received in revised form 1 September 2012 Accepted 9 September 2012 Available online 25 October 2012

The review of this paper was arranged by Prof. A. Zaslavsky

Keywords: Nonvolatile memory Charge-trapping layer High-k dielectric BaTiO<sub>3</sub>

### 1. Introduction

Conventional floating-gate nonvolatile memories are approaching their scaling limits mainly due to their difficulties in maintaining high gate coupling ratio and suppressing cross talk between neighboring cells. Metal-Oxide-Nitride-Oxide-Silicon (MONOS) type nonvolatile memories have been considered as a promising candidate to replace the floating-gate counterpart because of their discrete charge-storage and coupling-free properties. Si $_3$ N $_4$  (k  $\sim$  7) was the first dielectric used as charge-trapping layer (CTL). In order to improve the data-storage capability by continual down scaling of the cell size, high-k dielectrics have been widely investigated to replace  $Si<sub>3</sub>N<sub>4</sub>$  as CTL [1-5]. [Fig. 1](#page-1-0) and [Table 1](#page-1-0) summarize the band-gap  $(E_g)$  and the conduction-band offset with respect to  $\text{SiO}_2$  ( $\Delta E_c$ ) of some typical high-k dielectrics used as CTL [\[6\]](#page--1-0). For a MONOS-type memory device, it tends to have thinner tunneling oxide for higher program/erase (P/E) speeds and lower operating voltages, whereas a thinner tunneling oxide may deteriorate its retention property. Therefore, there is a trade-off between high P/E speeds and good data retention. Among various high-k dielectrics, BaTiO<sub>3</sub> exhibits some distinguished properties including its large barrier height with respect to  $SiO<sub>2</sub>$  (conduction-band offset  $\Delta E_c \sim 3.6$  eV) [\[6\]](#page--1-0) and high dielectric constant ( $k \sim 100$  for the perovskite-type structure) [\[7\],](#page--1-0) both of which are desirable for the charge-trapping layer of nonvolatile memories to improve

## **ABSTRACT**

The charge-trapping (CT) properties of BaTiO<sub>3</sub> are investigated by using an Al/Al<sub>2</sub>O<sub>3</sub>/BaTiO<sub>3</sub>/SiO<sub>2</sub>/Si structure. The memory device with BaTiO<sub>3</sub> as CT layer shows promising performance in terms of large memory window (8.6 V by  $\pm$ 12 V for 1 s), high program speed with low gate voltage (a  $V_{FB}$  shift of 2.9 V at +6 V, 100 µs), negligible  $V_{FB}$  shift after 10<sup>5</sup>-cycle program/erase stressing, and good data retention property (charge loss of 7.9% after  $10^4$ -s 125 °C baking time), mainly due to the high charge-trapping efficiency of the BaTiO<sub>3</sub> film, as well as the large barrier height between the BaTiO<sub>3</sub> charge-trapping layer and the  $SiO<sub>2</sub>$  tunneling layer.

2012 Elsevier Ltd. All rights reserved.

the P/E speeds and retention properties. However, there have been few reports focusing on BaTiO<sub>3</sub> as CTL for charge-trapping-type nonvolatile memory applications [\[8\].](#page--1-0) Therefore, we concentrate on the charge-trapping characteristics of BaTiO<sub>3</sub> based on MONOS capacitors in this work. Experimental results demonstrated that this memory device with BaTiO<sub>3</sub> showed large memory window, high P/E speeds with low operating voltage, as well as good reliability.

#### 2. Experiment

MONOS capacitors with  $Al/Al_2O_3/BaTiO_3/SiO_2/Si$  were fabricated on p-type silicon wafers. After a standard RCA cleaning, 2-nm  $SiO<sub>2</sub>$  was grown on the wafers by thermal dry oxidation. Then 10-nm BaTiO<sub>3</sub> was deposited on the  $SiO<sub>2</sub>$  by sputtering using a BaTiO<sub>3</sub> target in an Ar/O<sub>2</sub> (24 sccm/6 sccm) mixed ambient at a pressure of 3.0 mTorr. Then  $15$ -nm  $Al_2O_3$  as blocking layer was deposited by means of atomic layer deposition using trimethyl– aluminum ( $AI(CH_3)_3$ ) and  $H_2O$  as precursors at a substrate temperature of 300  $\degree$ C. Following that, all the samples went through a post-deposition annealing (PDA) in N<sub>2</sub> ambient at 900 °C for 30 s. Then, Al was evaporated and patterned as gate electrode with a diameter of 100  $\mu$ m, followed by forming-gas annealing at 300 °C for 20 min. The physical properties of the dielectric films were analyzed by transmission electron microscopy (TEM), X-ray diffraction (XRD) and X-ray photoelectron spectroscopy (XPS). The electrical characteristics of the MONOS capacitors were measured by HP4284A LCR meter and HP4156A semiconductor parameter





<sup>⇑</sup> Corresponding author. E-mail addresses: [eesin@ust.hk](mailto:eesin@ust.hk) (J.K.O. Sin), [laip@eee.hku.hk](mailto:laip@eee.hku.hk) (P.T. Lai).

<sup>0038-1101/\$ -</sup> see front matter © 2012 Elsevier Ltd. All rights reserved. <http://dx.doi.org/10.1016/j.sse.2012.09.005>

<span id="page-1-0"></span>analyzer. Their flat-band voltage  $(V_{FB})$  was extracted from their measured C–V (capacitance–voltage) curve at the capacitance equal to the calculated flat-band capacitance [\[9\].](#page--1-0)

#### 3. Results and discussion

The inset of Fig. 2a shows the cross-sectional TEM image of the MONOS capacitor with BaTiO<sub>3</sub> as CTL, where the thickness of  $Al_2O_3/BaTiO_3/SiO_2$  is determined to be 15.6 nm/10.6 nm/2.0 nm respectively. It is also observed that the BaTiO<sub>3</sub> film displays an amorphous phase, which can be further confirmed by the XRD spectrum with no peaks shown in Fig. 2a. It is worth mentioning that the charge-trapping film in an amorphous state is favorable for the reliability of the memory device because charge loss via grain boundaries and defects at the  $CTL/SiO<sub>2</sub>$  interface induced by lattice mismatch can be avoided [\[3\].](#page--1-0) These defects along the grain boundaries or at the  $CTL/SiO<sub>2</sub>$  interface can enhance charge leakage and degrade the dielectric quality, and so are considered as reliability degraders, instead of effective traps for charge storage. Fig. 2b exhibits the Ti  $2p_{3/2}$  spectrum as well as the curve-fitting lines. Each curve-fitting line is assumed to follow the general shape of Lorentzian–Gaussian function. The Ti  $2p_{3/2}$  spectrum can be decomposed into two components, corresponding to Ti–O bonding in the BaTiO<sub>3</sub> film (~458.4 eV for Ti 2 $p_{3/2}$ ) [\[10\]](#page--1-0) and Ti silicate at the BaTiO<sub>3</sub>/SiO<sub>2</sub> interface (~459.0 eV for Ti 2 $p_{3/2}$ ) [\[11\],](#page--1-0) respectively, where the Ti–silicate component displays a weak peak, indicating only a small fraction of BaTiO<sub>3</sub> transformed into silicate. This is consistent with the observation of the TEM image with no obvious interlayer at the  $CTL/SiO<sub>2</sub>$  interface. This non-stoichiometric Ti–silicate interlayer normally has a much smaller barrier height with respect to BaTiO $_3$  ( $E_{\rm g}$   $\sim$  3.3 eV) as well as more defects compared with that of thermal SiO<sub>2</sub> tunneling layer ( $E_{\rm g}$   $\sim$  9.0 eV) [\[6,10\].](#page--1-0) Consequently, an abrupt interface is desirable for good data retention properties because the charge-loss process related to the interlayer (e.g. defect-assisted tunneling) can be suppressed [\[12\]](#page--1-0).

[Fig. 3a](#page--1-0) depicts the 1-MHz C–V hysteresis characteristics of the memory device with BaTiO<sub>3</sub> as CTL. Sweep starts from inversion region to accumulation region and back to inversion region again, corresponding to electron trapping and de-trapping respectively. As the sweeping voltage increases from  $\pm 8$  V to  $\pm 12$  V, the hysteresis window, defined as the difference of  $V_{FR}$  corresponding to the backward and forward C–V curves, increases from 3.0 V to 7.6 V. The large window indicates a high trap density in the BaTiO<sub>3</sub> film. Moreover, the  $V_{FB}$  of the C–V loop is more positive than the neutral  $V_{FB}$  ( $V_{FB}$  of the fresh device). Therefore, electrons trapped in the CTL during the backward sweeping are not completely removed after



Fig. 1. Energy band-gap ( $E_g$ ) and conduction-band offset with respect to SiO<sub>2</sub> ( $\Delta E_c$ ) of typical high-k dielectrics used as charge-trapping layer.





the forward sweeping, and thus a larger forward sweeping stress  $(-16 V \rightarrow +12 V)$  is required to bring the C–V curve back to the neutral position as shown in [Fig. 3](#page--1-0)b. These phenomena should be associated with deep traps in the BaTiO<sub>3</sub> film [\[13\]](#page--1-0) because electrons located in deep traps are more difficult to escape than those in shallow traps. As further increasing the forward sweeping stress  $(-18 V \rightarrow +12 V)$ , the V<sub>FB</sub> slightly shifts towards the negative direction with respect to the neutral state, indicating only a small amount of hole traps in the BaTiO<sub>3</sub> film. Different from  $SiO<sub>2</sub>$  with covalent bonds, the ionic bonding in BaTiO<sub>3</sub> suggests its poor ability to remove a defect once created. It has been reported that oxygen can escape from BaTiO<sub>3</sub> during high-temperature annealing in a  $N_2$  protective ambient, thus leading to oxygen vacancies [\[14\].](#page--1-0) Moreover, the  $Ti^{4+}$  sites in titanate can also act as acceptor levels for electron trapping [\[15\]](#page--1-0). Both of these reasons can contribute to high electron-trap density in the BaTiO<sub>3</sub> film. Considering the Ti 2p XPS spectrum with the fully oxidized  $Ti^{4+}$  state shown in Fig. 2b, it is believed that few oxygen vacancies are present in the BaTiO<sub>3</sub> film  $[16]$ .



Fig. 2. (a) XRD spectrum of the BaTiO<sub>3</sub>/SiO<sub>2</sub> (10 nm/2 nm) film on Si substrate. The XRD sample received the same thermal cycles as the MONOS capacitor. The inset shows the cross-sectional TEM image of the MONOS capacitor with Al/Al<sub>2</sub>O<sub>3</sub>/BaTiO<sub>3</sub>/SiO<sub>2</sub>/Si. (b) Ti 2p<sub>3/2</sub> XPS spectrum of the BaTiO<sub>3</sub>/SiO<sub>2</sub> stack on Si substrate.

Download English Version:

<https://daneshyari.com/en/article/748474>

Download Persian Version:

<https://daneshyari.com/article/748474>

[Daneshyari.com](https://daneshyari.com)