



Origin of flat band voltage shift in HfO₂ gate dielectric with La₂O₃ insertion

K. Kakushima^{a,*}, K. Okamoto^b, M. Adachi^b, K. Tachi^b, P. Ahmet^b, K. Tsutsui^a, N. Sugii^a, T. Hattori^b, H. Iwai^b

^aInterdisciplinary Graduate School of Science and Engineering, Tokyo Institute of Technology, S2-20 4259, Natgatsuta, Midori-ku, Yokohama 226-8502, Japan

^bFrontier Research Center, Tokyo Institute of Technology, S2-20 4259, Natgatsuta, Midori-ku, Yokohama 226-8502, Japan

ARTICLE INFO

Article history:

Available online 12 May 2008

The review of this paper was arranged by Jurriaan Schmitz

Keywords:

Metal gate
High-k
Flat band voltage
HfO₂
La₂O₃
Electronegativity

ABSTRACT

The origin of flat band voltage (V_{FB}) shift with La₂O₃ insertion for HfO₂ gate dielectrics has been carefully examined. By separating the effect of the fixed charges located at each interface by thickness-dependent V_{FB} evolution, total voltage shifts (dipole) at metal/high-k and high-k/SiO₂ interfaces have been estimated. Using stacked capacitors of La₂O₃ and HfO₂, it can be concluded that V_{FB} is mainly determined by the high-k on SiO₂. Therefore, the dipole at La₂O₃ and the interface has an additional dipole of 0.36 eV compared with that of HfO₂/SiO₂. The same trend has also been obtained with a high-k on a Si substrate without a SiO₂ layer. A simple model using electronegativity has been proposed to explain the V_{FB} shift.

© 2008 Elsevier Ltd. All rights reserved.

1. Introduction

While Si-based oxide films have been used as a gate dielectric for more than 30 years, further thinning of these films has already reached its limit owing to a large direct tunneling current [1]. Therefore, alternative gate dielectrics with a high permittivity (high-k) have been extensively examined [2]. Among them, Hf-based oxides, such as HfSiON, have been one of the promising candidates for next-generation gate dielectrics, owing to their high permittivity with a wide band gap and a good thermal stability. One of the issues of HfO₂-based materials is the difficulty in controlling the threshold voltage (V_{th}), as a relatively high V_{th} is obtained irrespective of the type of electrode used [3]. It has also been reported that the choice of a high-k has a large impact on V_{th} shift, for example, an ultra-thin La₂O₃ capping layer on a HfO₂ layer can negatively shift V_{th} to an ideal nMOSFET value [4]. On the other hand, the atomic composition of HfLaO_x also showed a large impact on flat band voltage (V_{FB}) shift in capacitance–voltage (CV) characteristics [5]. Recently, it has been reported that a dipole at the HfLaO_x/SiO₂(IL) interface plays an important role in determining V_{FB} [6,7].

In this study, firstly, the relative voltage shifts existing at metal/high-k and high-k/SiO₂ interfaces are estimated using a thickness-dependent V_{FB} relation. Then, the V_{FB} value of stacked oxides of La₂O₃ and HfO₂ with various thickness orders are examined to observe the V_{FB} shift and to clarify which interface is dominant for the

V_{FB} shift. Finally, the origin of the V_{FB} shift at an interface is explained by electronegativity.

2. Experimental methods

2.1. Device fabrication

Fig. 1 shows the fabrication flow of MOS capacitors. High-k dielectrics were deposited on a 300-nm-thick SiO₂ isolated n-Si(100) wafer with a thermally grown interfacial oxide layer (IL) with a thickness of 3.5 nm. HfO₂ and La₂O₃ were deposited by electron beam evaporation with an O₂ partial pressure of 10⁻⁴ Pa. The substrate temperature during the deposition was set to be 300 °C and the deposition rate of the high-k dielectrics was controlled to be 0.3 nm/min. After high-k deposition, 60-nm-thick tungsten (W) was *in situ* deposited by sputtering without exposing the wafers to air to prevent moisture or carbon absorption. W was patterned by reactive ion etching (RIE) using SF₆ chemistry to form a gate electrode for the MOS capacitors. The wafers were then post-metallization annealed (PMA) in a rapid thermal annealing (RTA) furnace in forming gas (FG) (N₂:H₂ = 97%:3%) ambient at 420 °C for 30 min. Back surface Al was deposited as a bottom electrode by thermal evaporation. CV characteristics of the MOS capacitors were measured at 100 k and 1 MHz using an Agilent 4284A precision LCR meter. The thickness of IL (3.5 nm) is chosen to be sufficient for suppressing the formation of oxygen vacancies in high-k dielectrics [8]. Moreover, as the annealing temperature studied in this work is low, the effect of Fermi level pinning on V_{FB} can be neglected.

* Corresponding author. Tel.: +81 45 924 5847; fax: +81 45 924 5846.
E-mail address: kakushima@ep.titech.ac.jp (K. Kakushima).




Fig. 1. Fabrication flow of MOS capacitors.

2.2. Estimation of fixed charges and dipoles at each interface

Fixed charges and dipoles presented at each interface in a simple SiO₂/Si MOS structure can be expressed with equivalent oxide thickness (EOT) and V_{FB} as [9]

$$V_{FB} = -EOT \left(\frac{Q_0}{\epsilon_0 \epsilon_{ox}} \right) + \frac{\varphi_{ms}}{q} + (\Delta_{metal/SiO_2} + \Delta_{SiO_2/Si}), \quad (1)$$

where Q₀ is the fixed charge at the SiO₂/Si interface, φ_{ms} is the difference between work functions of the metal and Si substrate, and Δ_{metal/SiO₂} and Δ_{SiO₂/Si} are dipoles at the metal/SiO₂ and SiO₂/Si interfaces, respectively. The fixed charges inside the oxide layer are neglected as the effects of these charges are small. When a SiO₂ IL with a thickness of EOT_{IL} is inserted under a high-k oxide, Eq. (1) can be modified as

$$V_{FB} = -EOT \left(\frac{Q_0 + Q_1}{\epsilon_0 \epsilon_{ox}} \right) + \frac{Q_1 \cdot EOT_{IL}}{\epsilon_0 \epsilon_{ox}} + \frac{\varphi_{ms}}{q} + (\Delta_{metal/high-k} + \Delta_{high-k/IL} + \Delta_{IL/Si}). \quad (2)$$

Here, Q₁ is the fixed charge located at the high-k/SiO₂ interface and Δ_{metal/high-k} and Δ_{high-k/SiO₂} are dipoles at the metal/high-k and high-k/SiO₂ interfaces, respectively. A schematic model of the charge locations and dipoles in a metal/high-k/SiO₂/Si stack is illustrated in Fig. 2.

3. Results

3.1. Fixed charges and dipole extraction of HfO₂/SiO₂ and La₂O₃/SiO₂ capacitors

Fig. 3 shows the CV characteristics of MOS capacitors with different HfO₂ or La₂O₃ thicknesses on SiO₂ IL (3.5 nm). The thicknesses of La₂O₃ and HfO₂ vary from 5 to 10 nm. Capacitors with different SiO₂ thicknesses are also shown. It is clear that the V_{FB} values of the CV curves with HfO₂/IL stacks reside in the positive direction compared with those of SiO₂ and La₂O₃/IL stacks. Fig. 4 shows the V_{FB}-EOT plot of the fabricated HfO₂/SiO₂/Si and La₂O₃/SiO₂/Si stacks. Using Eq. (1), a Q₀ of -1.7 × 10¹² cm⁻² is obtained for SiO₂ capacitors. Thus, the Q₁ values for La₂O₃ and HfO₂ using Eq. (2) are estimated to be 1.6 × 10¹² and -2.8 × 10¹² cm⁻², respectively. In this calculation, the presence of a La-silicate layer, which was confirmed by transmission electron microscopy (TEM) and X-ray photoelectron spectroscopy (XPS), was neglected as the effect of such presence on V_{FB} was small.




Fig. 2. Schematic model of fixed charges and dipole locations used in Eqs. (1) and (2).




Fig. 3. CV curves of HfO₂/SiO₂/Si and La₂O₃/SiO₂/Si with different high-k thicknesses. Capacitors with different SiO₂ thicknesses are also shown.




Fig. 4. V_{FB}-EOT plot of fabricated HfO₂/SiO₂/Si and La₂O₃/SiO₂/Si stacks.

The difference in total dipole between the capacitors, which is the difference between q(Δ_{W/HfO₂} + Δ_{HfO₂/IL}) and q(Δ_{W/La₂O₃} + Δ_{La₂O₃/IL}), is calculated to be 0.36 eV. The dipole differences at the W/high-k interface cannot be separated at this point. In the next subsection, this contribution will be discussed using stacked MOS capacitors.

3.2. Flat band voltage behavior on stacked high-k MOS capacitors

To separate the contribution of metal/high-k and high-k/SiO₂ from the obtained total dipole difference, capacitors with La₂O₃ and HfO₂ stacks with various thicknesses and stacking orders were

Download English Version:

<https://daneshyari.com/en/article/748992>

Download Persian Version:

<https://daneshyari.com/article/748992>

[Daneshyari.com](https://daneshyari.com)