



SOLID-STATE ELECTRONICS

www.elsevier.com/locate/sse

High-temperature enhancement mode operation of n-channel GaN MOSFETs on sapphire substrates

Takehiko Nomura *, Hiroshi Kambayashi, Yuki Niiyama, Shinya Otomo, Seikoh Yoshida

GaN Power Electronics Team, Yokohama R&D Laboratories, The Furukawa Electric Co., LTD., 2-4-3 Okano, Nishi-ku, Yokohama 220-0073, Japan

Received 3 April 2007; received in revised form 17 July 2007; accepted 19 July 2007

Available online 18 September 2007

The review of this paper was arranged by Prof. E. Calleja

Abstract

The high-temperature operation of a GaN MOSFET is reported. The MOSFETs were operated up to 250 °C, best reported to date. The MOSFETs showed good dc characteristics with field-effect mobilities of 138 cm²/Vs and 133 cm²/Vs at room temperature and 250 °C, respectively. The field-effect mobility, threshold voltage, and sub-threshold slope did not changed significantly up to 250 °C. Also, we compared the activation annealing condition for n⁺ layer fabrication. A high-temperature annealing condition of 1300 °C led to a low contact resistance, but caused slight degradation of the field-effect mobility compared with the 1100 °C annealing condition. © 2007 Elsevier Ltd. All rights reserved.

Keywords: Enhancement-mode; Gallium nitride; High-temperature operation; MOSFETs

1. Introduction

Silicon transistors for power electronics, such that power metal-oxide-semiconductor field-effect transistors (MOSFETs), insulated gate bipolar transistors (IGBTs), have been constantly progressing. Recently, however, their performance is moving toward a limitation due to the physical properties of Si. Wide band gap semiconductors, such like gallium nitride and silicon carbide, are expected to be candidates to overcome the limitation from the physical properties of Si, because they have a high critical breakdown voltage, superior carrier transport properties, and good thermal dissipation.

Among various III–V nitride transistors, AlGaN/GaN hetero structure field-effect transistors (HFETs) have been intensively studied due to their high mobility and high-den-

sity 2-dimensional electron gas (2DEG) arising due to the piezzo effect and self-polarization charges. The high-temperature operation of an AlGaN/GaN HFET with a low on-state resistance was previously reported [1–5]. Moreover, AlGaN/GaN HFETs have a high switching speed. These characteristics of GaN transistors are very attractive for power-switching applications [6,7]. A high-temperature, low loss switching operation of the HFET enables one to reduce the complexity of the cooling systems in power electronics applications.

Studies of the AlGaN/GaN HEMT started from a normally on operation. However, a normally off operation is required from system sides because of fail-safe and noise margin, which is now drawing much research attention. Many techniques, such as thin AlGaN/AlN structure [8], recessed gate structure [9,10], CF₄ based plasma treatment [11], and p-AlGaN gate structure [12], have been applied to achieve a normally off operation. However, their threshold voltage were up to 1–2 V, which is not sufficient to maintain good noise margin in the several hundred volt range.

^{*} Corresponding author. Tel.: +81 45 311 1218; fax: +81 45 316 6374. E-mail address: nomu3@yokoken.furukawa.co.jp (T. Nomura).

Another candidate of a normally off device is the GaN MOSFET. Since native oxide is not obtained on a GaN surface, various gate dielectric materials are used, such as MgO [13,14] and SiO₂ [15–18]. Among these gate dielectrics, SiO₂ has a large conduction-band offset and a large band gap, which prevent tunneling of electrons through the dielectric. A normally off GaN MOSFET with a high field-effect mobility was reported recently [19], but high-temperature operation over 200 °C and large-current operation have not yet been reported.

In this paper, we report on the fabrication of a GaN MOSFET using a high-temperature RTA technique to achieve good activation of implanted Si. We report on the high-temperature operation of GaN MOSFET up to 300 °C and large-current operation at more than 1 A for the first time.

2. Device fabrication

Fig. 1 shows a schematic cross-sectional view of the fabricated GaN MOSFET.

A p-type epi-layer and a buffer layer were grown by metal-organic chemical vapor deposition on a sapphire (0001) substrate. The thickness of the p epi-layer and highly resistive buffer layer were 2 μ m and 1 μ m, respectively. A p epi-layer was doped with Mg acceptor doping concentration of 1×10^{17} cm⁻³.

After alignment mark fabrication by dry etching using BCl₃, source and drain regions were selectively ion implanted with a silicon dose of 3×10^{15} cm⁻² and a maximum energy of 190 keV through a 20 nm SiO₂ layer deposited by plasma-enhanced chemical vapor deposition (PE-CVD) as a mask. We applied two conditions for the activation annealing of an implanted Si. Activation annealing was performed by a rapid thermal annealing (RTA) and a furnace. The sheet resistance of a sample annealed by a RTA was decreased upon increasing the temperature and time. Since the maximum setup of the temperature and the annealing time of our RTA were 1300 °C and 30 s, respectively, we chose the condition of 1300 °C and 30 s for RTA (sample A). The sheet resistance of the sample annealed by a furnace was also decreased while increasing the temperature and time, but a degradation of the surface morphology and warpage of the wafer were observed after 10 min of annealing at 1100 °C. We thus




Fig. 1. Schematic cross-sectional view of a n-channel GaN MOSFET.

Table 1
Results of contact resistance and sheet resistance of sample A and sample B

Activation annealing	Contact resistance $[\Omega \text{ cm}^2]$	Sheet resistance [Ω/square]
1300 °C, 30 s, RTA 1100 °C, 5 min, furnace	$2.7 \times 10^{-6} \\ 2.1 \times 10^{-5}$	60 2500

chose the condition of $1100\,^{\circ}\text{C}$ and $5\,\text{min}$ for a furnace annealing (sample B). A $500\,\text{nm}$ SiO₂ layer deposited by PE-CVD was used as an annealing mask. The activation ratio was almost 100% and the sheet resistance of a n^+ GaN layer was $60\,\Omega/\text{square}$ in sample A. The sheet resistance of an n^+ GaN layer was $2500\,\Omega/\text{square}$ in sample B. High-temperature rapid thermal annealing was very effective to reduce the sheet resistance of the n^+ GaN layer.

After removing the activation mask, the wafer was cleaned by the RCA method and $HCl:H_2O$ of 1:3 for 5 min. A 60 nm thick SiO_2 layer was deposited by PECVD as a gate oxide and annealed at 900 °C for 30 min in N_2 ambient. This annealing technique is useful to reduce the interface state density and the densification of SiO_2 [19,20].

The source and drain regions were defined by conventional photo lithography. After opening a SiO₂ window by a BHF solution, Ti/Al was deposited by sputter equipment, and then lifted off. The source and drain contact were annealed at 600 °C for 10 min in a N₂ ambient. The contact resistance was measured by the TLM method. The contact resistance of the source and the drain electrode of sample A and B were $2.7 \times 10^{-6} \,\Omega\,\mathrm{cm^2}$ and $2.1 \times 10^{-5} \,\Omega\,\mathrm{cm^2}$, respectively. The results of n⁺ layer fabrication are summarized in Table 1. The contact resistance of sample A was very low due to good activation of the implanted silicon. The gate electrode was also defined by photo lithography. Ti/Au was used for the gate electrode by the lift-off technique.

3. I–V Characteristics at room temperature

Fig. 2 shows typical output I–V characteristics of the circular GaN MOSFET sample A with a channel length of 4 μm and a channel width of 1 mm at room temperature. Note that the maximum current of the measurement setup was controlled to 0.1 A. Good output characteristics were observed. Figs. 3 and 4 show a linear plot and a log plot of typical transfer I-V characteristics of the GaN MOS-FET at room temperature, respectively. The threshold voltage of the GaN MOSFET was 0.7 V. A maximum fieldeffect mobility of 138 cm²/Vs was observed, which is close to the value previously reported [18,19]. The maximum current was more than 100 mA/mm. This high-current density arises from a low contact resistance, low sheet resistance, and good field-effect mobility. Good linearity of the V_{gs} $I_{\rm ds}$ characteristics show that the effect of the interface state of the density was sufficiently small. A sub-threshold slope

Download English Version:

https://daneshyari.com/en/article/749319

Download Persian Version:

https://daneshyari.com/article/749319

Daneshyari.com