Solid-State Electronics 121 (2016) 16-19

Contents lists available at ScienceDirect

### Solid-State Electronics

journal homepage: www.elsevier.com/locate/sse

# Instability investigation of $In_{0.7}Ga_{0.3}As$ quantum-well MOSFETs with $Al_2O_3$ and $Al_2O_3/HfO_2$

Hyuk-Min Kwon<sup>b,1</sup>, Do-Kywn Kim<sup>a,1</sup>, Sung-Kyu Lim<sup>c</sup>, Hae-Chul Hwang<sup>c</sup>, Seung Woo Son<sup>a</sup>, Jung Ho Park<sup>a</sup>, Won-Sang Park<sup>a</sup>, Jin Su Kim<sup>a</sup>, Chan-Soo Shin<sup>b</sup>, Won-Kyu Park<sup>b</sup>, Jung Hee Lee<sup>a</sup>, Taewoo Kim<sup>d,\*</sup>, Dae-Hyun Kim<sup>a,\*</sup>

<sup>a</sup> School of Electronics Engineering, Kyungpook National University, Daegu, Republic of Korea

<sup>b</sup> Korea-Advanced-Nano-Center (KANC), Suwon, Republic of Korea

<sup>c</sup>National Nano-Fab Center (NNFC), Daejeon, Republic of Korea

<sup>d</sup> Samsung, Austin, TX, USA

#### ARTICLE INFO

Article history: Received 8 May 2015 Received in revised form 7 March 2016 Accepted 17 March 2016 Available online 15 April 2016

The review of this paper was arranged by Prof. E. Calleja

Keywords: Reliability InGaAs MOSFET High-k Logic

#### 1. Introduction

Indium-rich  $In_xGa_{1-x}As$  channel materials, x > 0.53, have re-gained their interest, and now stand out as the most promising non-Si *n*-channel material for next-generation low-power and high-performance logic applications at 5-nm technology-node and/or beyond [1–3]. This is a consequence of their superior electron carrier transport properties, such as electron mobility ( $\mu_{n,Hall}$ ) in excess of 10,000 cm<sup>2</sup>/V-sec and electron injection velocity ( $v_{inj}$ ) over  $3 \times 10^7$  cm/s at room temperature [4,5]. To maximize benefits of using III–V channel materials with high electron mobility, it is of critical importance to minimize all the traps, associated with high-*k* dielectric layers adjacent to III–V channel materials. In fact, those traps deteriorate a subthreshold-swing (*S*) and mobility in the channel and therefore degrade an  $I_{ON}/I_{OFF}$  ratio<sup>4</sup>. To date, there are only a few reports on relevant reliability issues in InGaAs

\* Corresponding authors.

<sup>1</sup> Hyuk-Min Kwon and Do-Kywn Kim contributed to this work equally.

#### ABSTRACT

We present an instability investigation of  $In_{0.7}Ga_{0.3}As$  quantum-well (QW) metal-oxide-semiconductor field-effect-transistors (MOSFETs) on InP substrate with  $Al_2O_3$  and  $Al_2O_3/HfO_2$  gate stacks. The device with bi-layer  $Al_2O_3/HfO_2$  gate stack exhibits larger shift in threshold-voltage ( $\Delta V_T$ ) under a constant-voltage-stress condition (CVS), than one with single  $Al_2O_3$  gate stack. At cryogenic temperature, the device with bi-layer  $Al_2O_3/HfO_2$  gate stack also induces worse hysteresis behavior than one with single  $Al_2O_3$  gate stack. These are mainly attributed to more traps inside the  $HfO_2$  material, yielding a charge build-up inside the  $HfO_2$  gate dielectric. This strongly calls for a follow-up process to minimize those traps within the high-*k* dielectric layer and eventually to improve the reliability of InGaAs MOSFETs with HfO<sub>2</sub>-based high-*k* gate dielectric.

© 2016 Published by Elsevier Ltd.

MOSFETs [6,7]. A charge-trapping mechanism in the high-*k* dielectric materials during device operation can cause a frequency dispersion and shift in  $V_T$  ( $\Delta V_T$ ), causing a severe reliability concern [6,7].

In our previous works, we reported on  $In_{0.7}Ga_{0.3}As$  quantumwell (QW) MOSFETs with equivalent-oxide-thickness (EOT) of less than 1 nm, using a bi-layer Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> gate stack [8]. In this paper, we carry out a comprehensive reliability study on InGaAs MOSFETs with single-layer Al<sub>2</sub>O<sub>3</sub> and bi-layer Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> III–V gate stacks, in an effort to identify the impact of traps in different high-*k* dielectric layers. In addition, we perform a cryogenic DC measurement for  $In_{0.7}Ga_{0.3}As$  QW MOSFETs to try to freeze out traps at the interface ( $D_{it}$ ) between  $In_{0.7}Ga_{0.3}As$  channel and high-*k* dielectric layer. Clearly, we observe that the device with bi-layer Al<sub>2</sub>O<sub>3</sub>/ HfO<sub>2</sub> gate stack induces more charge-trapping phenomena than one with Al<sub>2</sub>O<sub>3</sub> gate stack.

#### 2. Process technology

Fig. 1(a) and (b) shows a cross-sectional cartoon of an  $In_{0.7}Ga_{0.3}As$  quantum-well (QW) MOSFET with high-*k* gate stacks



Letter



CrossMark

*E-mail addresses:* twkim78@gmail.com (T. Kim), dae-hyun.kim@ee.knu.ac.kr (D.-H. Kim).



**Fig. 1.** (a) Cross-sectional cartoon of an In<sub>0.7</sub>Ga<sub>0.3</sub>As quantum-well (QW) MOSFET, and (b) energy-band diagram of III–V gate stack with bi-layer dielectric scheme, highlighting the interaction of channel carriers with interface traps and oxide traps (in other words, border traps).



**Fig. 2.**  $C-V_{GS}$  measurement at  $V_{DS} = 0$  V for planar QW MOSFETs with Al<sub>2</sub>O<sub>3</sub> (a) and Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> (b), and  $D_{it}$  extraction using conductance method (c). Inset is High-resolution TEM images for single-layer Al<sub>2</sub>O<sub>3</sub> (a) and bi-layer Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> (b) on top of InGaAs. Both  $C-V_{CS}$  curves shows small frequency dispersion in strong accumulation region, and the hump near off-state is a consequence of  $D_{it}$ . For device with Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> gate stack, the measured C<sub>g</sub> is 16 fF/µm<sup>2</sup> at ( $V_{CS}-V_T = 0.5$  V), the highest in any QW-MOSFETs.

and an energy-band diagram for InGaAs gate stack with bi-layer dielectric scheme, highlighting the interaction of channel carriers with interface traps and oxide traps, so called "border traps". After high-k gate stack deposition to an In<sub>0.7</sub>Ga<sub>0.3</sub>As channel, a TiN metal-gate (MG) with 5 nm was deposited in an *in-situ* manner by ALD. Generally, the interface control layer (ICL) requires a defect-free interfacial oxide with large energy-band offset, and the 2nd dielectric layer offers higher dielectric constant (k) to enable an aggressive equivalent–oxide–thickness (EOT) scaling

while mitigating an increase in the gate leakage current. After a formation of dummy-gate (DG) using Hydrogen–Silses–Quioxane (HSQ) resist, a heavily doped  $In_{0.53}Ga_{0.47}As$  is grown selectively on source and drain region by MOCVD. Here, Si is used as an *n*-type dopant and a growth temperature of the reactor is 600 °C. Metal–Organic (MO) sources and reactant gas are Tri-Methyl Indium (TMIn), Tri-Methyl Gallium (TMGa), and arshine (AsH<sub>3</sub>) gases with V/III ratio of 94. Doping concentration of the optimized  $In_{0.53}Ga_{0.47}As$  contacts is as high as  $3 \times 10^{19}/\text{cm}^3$ . Then, mesa

Download English Version:

## https://daneshyari.com/en/article/752537

Download Persian Version:

https://daneshyari.com/article/752537

Daneshyari.com