

Available online at www.sciencedirect.com



**SOLID-STATE ELECTRONICS** 

Solid-State Electronics 51 (2007) 285–291

www.elsevier.com/locate/sse

# Evaluation of triple-gate FinFETs with  $SiO<sub>2</sub>–HfO<sub>2</sub>–TiN$  gate stack under analog operation

M.A. Pavanello <sup>a,b,\*</sup>, J.A. Martino <sup>a,b</sup>, E. Simoen <sup>c</sup>, R. Rooyackers <sup>c</sup>, N. Collaert<sup>c</sup>, C. Claeys<sup>c,d</sup>

<sup>a</sup> Centro Universitário da FEI, Av. Humberto de Alencar Castelo Branco, 3972, 09850-901, São Bernardo do Campo, Brazil<br><sup>b</sup> Laboratório de Sistemas Integráveis, Universidade de São Paulo, Av. Prof. Luciano Gualberto, Trav.

<sup>d</sup> E.E. Department, KU Leuven, Kasteelpark Arenberg 10, B-3001 Leuven, Belgium

The review of this paper was arranged by Raphaël Clerc, Olivier Faynot and Nelly Kernevez

#### Abstract

This work presents the analog performance of nMOS triple-gate FinFETs with high- $\kappa$  dielectrics, TiN gate material and undoped body from DC measurements. Different fin widths and devices with and without halo implantation are explored. No halo FinFETs can achieve extremely large gain and improved unity gain frequency at similar channel length than halo counterparts. The FinFETs with 110 nm long channel achieve an intrinsic gain of 25 dB. Extremely large Early voltages have been measured on long channel nMOS with no halo and relatively wide fins compared to the results usually reported in the literature. The large Early voltage obtained suggests that the devices operate in the onset of volume inversion due to the low doping level of the device body.  $© 2007 Elsevier Ltd. All rights reserved.$ 

Keywords: FinFET; Analog operation; Triple-gate; Volume inversion; Intrinsic gain; Early voltage

# 1. Introduction

Double-gate transistors are known to be one of the most promising technological solutions for achieving high-performance sub-100 nm Si MOSFETs [\[1\]](#page--1-0). Among the solutions technologically available nowadays the FinFET is considered as an excellent option as it is easily accommodated in a standard silicon-on-insulator (SOI) process [\[2\].](#page--1-0) [Fig. 1](#page-1-0) presents a cross-section view of the FinFET indicating the channel length (L), the fin height ( $H_{\text{Fin}}$ ) and the fin width  $(W_{\text{Fin}})$ .

E-mail address: [pavanello@fei.edu.br](mailto:pavanello@fei.edu.br) (M.A. Pavanello).

In the literature, information can be found on the technological aspects of FinFET fabrication [\[2\]](#page--1-0) and on the performance of these devices in digital applications indicating a quasi-ideal subthreshold slope, the ratio between on-to-off current and the good control of short-channel effects [\[3\].](#page--1-0) Some recent publications address the performance of this promising structure in analog applications [\[4–7\]](#page--1-0). According to these studies, FinFETs have an enormous potential to be applied in analog circuits, especially when the devices are operating under volume inversion, leading to extremely large Early voltage values (larger than 1000 V) for a  $10 \mu m$  long device [\[5,6\]](#page--1-0). In Refs. [5,6] devices with doped bodies and nitrided gate oxide were explored whereas in Ref. [\[7\]](#page--1-0) only no halo devices with  $W_{\text{Fin}} = 25 \text{ nm}$  were studied.

FinFETs can operate either as a double-gate structure or as a triple-gate device. For double gate operation

Corresponding author. Address: Centro Universitário da FEI, Av. Humberto de Alencar Castelo Branco, 3972, 09850-901, São Bernardo do Campo, Brazil. Tel.: +55 11 4353 2900x2183; fax: +55 11 4109 5994.

<sup>0038-1101/\$ -</sup> see front matter © 2007 Elsevier Ltd. All rights reserved. doi:10.1016/j.sse.2007.01.012

<span id="page-1-0"></span>

Fig. 1. Schematic representation of a FinFET.

narrow fins are typically used and there is no conduction from the top. For the triple-gate approach there is also a current contribution from the top gate and wider fins can be used [\[8\].](#page--1-0) These devices have good scaling perspectives.

The MOSFET scaling implies the use of extremely thin gate oxides, whereby the associated tunnel current can change the device dynamic operation [\[9\].](#page--1-0) The technological solution for this problem is the implementation of high- $\kappa$ dielectrics such as, e.g. HfO<sub>2</sub>. To overcome polysilicon depletion affecting the equivalent oxide thickness (EOT) high-k gate stacks with metal gate electrodes as TaN and TiN are presently being pursued [\[10\]](#page--1-0).

This paper studies the analog operation of triple-gate n-type  $FinFETs$  with  $HfO<sub>2</sub>$  gate dielectric, TiN gate and undoped body. The most common analog figures of merit as the transistor intrinsic gain, the unity gain frequency and the transconductance-to-drain current ratio are discussed taking in consideration the presence of halo implantation and fin width.

## 2. FinFET structure

The triple-gate FinFETs were fabricated starting from SOI wafers with 145 nm buried oxide thickness, following the process described in Ref. [\[11\].](#page--1-0) The top silicon layer thickness, which is the fin height, is decreased down to 60 nm. After the silicon film definition a 1 nm thick interfacial thermal oxide is grown followed by the atomic layer deposition (ALD) of  $2 \text{ nm}$  HfO<sub>2</sub> (40 cycles) leading to 2 nm EOT. Subsequently, a 5 nm thick TiN ALD film is deposited and a 100 nm polysilicon capping layer completes the gate stack. The gate patterning is done using 193 nm immersion lithography with resist and oxide hard mask trimming. No channel doping is applied during the processing. After the gate stack definition devices with and without halo (or pocket) tilted implantation have been fabricated. The source and drain extensions are performed using tilted implantation. Nickel silicidation is used for the device electrodes. The channel length  $(L)$  of the measured transistors ranges from 50 nm to 10  $\mu$ m. For 10  $\mu$ m long transistors fin widths  $(W_{\text{Fin}})$  of 22 nm and wider were explored in order to verify the impact of  $W_{\text{Fin}}$  in the output

characteristics. For the rest of the measured transistors two different fin widths ( $W_{\text{Fin}}$  of 120 nm and 370 nm) were studied.

The digital characteristics of this technology have been reported in Ref. [\[11\]](#page--1-0), showing the capability of obtaining operational  $L = 50$  nm transistors for digital applications.

## 3. Results and discussion

Prior to exploring the analog properties of scaled transistors we first investigated the operational conditions of long channel devices. The threshold voltage  $(V_T)$  of nMOS transistors has been measured using the double derivative technique [\[12\]](#page--1-0) applied to the drain current  $(I_{DS})$  versus gate voltage ( $V_{\text{GF}}$ ) with a drain bias ( $V_{\text{DS}}$ ) of 0.1 V. For the 10  $\mu$ m transistors (with and without halo)  $V_T$  is in the order of 0.35 V. As no channel doping is used, the TiN gate stack efficiently controls the  $V<sub>T</sub>$  by the adjusted metal workfunction.

The low field carrier mobility  $(\mu_0)$  and the absolute Early voltage ( $V_{\text{EA}} \cong I_{\text{DS}}/g_{\text{DS}}$ ,  $g_{\text{DS}}$  being the drain output conductance measured in saturation) values for  $10 \mu m$  transistors as a function of  $W_{\text{Fin}}$  are presented in Fig. 2. For the  $V_{EA}$  extraction a gate voltage overdrive ( $V_{GT} = V_{GF} - V_T$ ,  $V_{\text{GS}}$  being the gate voltage) of 200 mV and  $V_{\text{DS}} = 0.65$  V



Fig. 2. Extracted (a) low field mobility ( $V_{DS} = 0.1$  V) and (b) Early voltage ( $V_{GT} = 200$  mV) for 10 µm long FinFETs as a function of the fin width.

Download English Version:

<https://daneshyari.com/en/article/753494>

Download Persian Version:

<https://daneshyari.com/article/753494>

[Daneshyari.com](https://daneshyari.com/)