
#### Organic Electronics 21 (2015) 111-116



### **Organic Electronics**

journal homepage: www.elsevier.com/locate/orgel

# Realization of electrically stable organic field-effect transistors using simple polymer blended dielectrics



Kyunghun Kim<sup>a,1</sup>, Suk Gyu Hahm<sup>b,1</sup>, Yebyeol Kim<sup>a</sup>, Sangwon Kim<sup>c</sup>, Se Hyun Kim<sup>d,\*</sup>, Chan Eon Park<sup>a,\*</sup>

<sup>a</sup> POSTECH Organic Electronics Laboratory, Polymer Research Institute, Department of Chemical Engineering, Pohang University of Science and Technology, Pohang 790-784, Republic of Korea

<sup>b</sup> Department of Chemistry, Pohang University of Science and Technology, Pohang 790-784, Republic of Korea

<sup>c</sup> Department of Polymer Science and Engineering, Inha University, Incheon 402-751, Republic of Korea

<sup>d</sup> Department of Nano, Medical and Polymer Materials, Yeungnam University, Gyeongsan 712-749, Republic of Korea

#### ARTICLE INFO

Article history: Received 24 November 2014 Received in revised form 12 February 2015 Accepted 3 March 2015 Available online 5 March 2015

Keywords: Organic field-effect transistors (OFETs) Gate dielectrics Fluorinated polymer Gate bias stress Polymer blend

#### ABSTRACT

Organic field-effect transistors (OFETs) were fabricated using polymer blended gate dielectrics in an effort to enhance the electrical stability against a gate bias stress. A poly(melamine-co-formaldehyde) acrylated (PMFA) gate dielectric layer with great insulating properties was blended with polypentafluor-ostyrene (PFS), a type of hydrophobic fluorinated polymer. Although the overall electrical performance dropped slightly due to the rough and hydrophobic surfaces of the blend films, at the blend ratio (10%), the OFET's threshold voltage shift under a sustained gate bias stress applied over 3 h decreased remarkably compared with an OFET based on a PMFA dielectric alone. This behavior was attributed to the presence of the hydrophobic and electrically stable PFS polymer, which provided a low interfacial trap density between the gate dielectric and the semiconductor. A stretched exponential function model suggested that the energetic barrier to create trap states was high, and the distribution of energetic barrier heights was narrow in devices prepared with PFS.

© 2015 Elsevier B.V. All rights reserved.

#### 1. Introduction


Organic blends are widely used to fabricate organic field effect transistors (OFETs), which show tremendous promise as flexible. low-cost, large-area electronic devices [1–3]. The organic blend strategies have been used to simplify the processing steps and to take advantage of the complementary properties of two or more organic materials present in a single solution. Previous studies of organic blend-based OFETs may be classified into three categories of blends: semiconductor/dielectric, dielectric/dielectric, and semiconductor/semiconductor blends. Recently, several research groups have investigated the use of semiconductor/dielectric blends in forming vertically phase-separated structures during the solution processing step. These structures formed due to the large difference between the surface energies of the two materials. The hydrophobic semiconductor moved toward the air/film interface and the hydrophilic dielectric materials moved toward the substrate/film interface. The graded structure yielded an OFET with a typical bottom-gate, top-contact structure that displayed hysteresis-free device operation and high field-effect mobilities  $(\mu_{\text{FET}}s)$  [4]. Similarly, our group has described the preparation of a vertically phase-separated structure in a dielectric/dielectric blend to obtain high-performance p- and n-type OFETs [5]. Hydrophilic poly(melamine-co-formaldehyde) acrylated (PMFA), which has excellent insulating properties, was mixed with a hydrophobic polystyrene (PS) derivative. A bottom PMFA/top PS derivative dielectric layer then formed during the spin-casting step. This structure favored charge carrier transport in the bottom-gate OFET because the hydrophobic PS-derivative surface enhanced the crystallinity of the overlying semiconducting material, and the PMFA reduced the leakage current without hindering carrier transport. The semiconductor/semiconductor blends were formed by homogeneously mixing the small molecules and polymer semiconductors, and the polymer semiconductor was used as a binding material to induce crystallization of the small molecule semiconductor. The  $\mu_{\rm FET}$  values of the OFETs were enhanced up to 5 cm<sup>2</sup>/Vs, similar to the values obtained from single-crystal small molecule semiconductor-based OFETs [6].

Although a variety of blending strategies have been tested in an effort to improve the device performances, electrically stable OFETs have not yet been prepared. The electrical stability of an OFET is one of the most important factors for commercialization



<sup>\*</sup> Corresponding authors.

*E-mail addresses:* shkim97@yu.ac.kr (S.H. Kim), cep@postech.ac.kr (C.E. Park). <sup>1</sup> Equally contributed as first authors.



**Fig. 1.** (a) Chemical structures of PMFA, PFS, and pentacene. (b) Schematic diagram showing the device structures of the OFETs prepared in this study.

because the threshold voltage ( $V_{\rm th}$ ) shift and the on-current drop that occurs during long operation periods tend to degrade the performances of whole integrated circuits, such as inverters, ring oscillators, and display backplanes [7–10].

Here, we report the preparation of PMFA/polypentafluorostyrene (PFS) blend gate dielectric layers for use in bottom-gate, topcontact OFETs to improve the device stability under continuous gate bias stress conditions (Fig. 1). Although PMFA has robust insulating properties, it is so hydrophilic that it induces charge trapping sites at the semiconductor/dielectric interface, thereby degrading  $\mu_{\text{FET}}$  and increasing the magnitude of the  $V_{\text{th}}$  shift ( $\Delta V_{\text{th}}$ ) under an applied gate bias stress [11]. As a simple solution, the hydrophobic PFS was mixed with PMFA to reduce the hydrophilicity. Fluorinated polymers tend to provide good electrical stability under ambient conditions because of their inherent chemical inertness due to the strong C-F bonds and low polarizability under an applied gate electric field [12–14]. Although OFETs based on blends tend to display a low  $\mu_{\mathrm{FET}}$  due to the decreased crystallinity of the pentacene semiconductor, the 10% blend film-based OFETs showed a negligible  $\Delta V_{\rm th}$  during the gate bias stress applied over 3 h compared with the PMFA-only dielectric-based OFETs. The low number of charge trapping sites found at the semiconductor/dielectric interface and the stretched exponential function modeling results indicated that the 10% blend films possessed a higher barrier to the creation of charge trapping sites and a narrow distribution of trap depths.

#### 2. Experimental

#### 2.1. Materials and sample preparation

Pentacene, PMFA, and PFS were obtained from Aldrich and Polymer Source Inc. Heavily doped n-type Si wafers were used as gate substrates, cleaned in a piranha solution (70%  $H_2SO_4$ :30%  $H_2O_2$ ) for 20 min at 300 °C, and washed with distilled water immediately prior to applying the polymer coating. The PFS/PMFA blend dielectrics were fabricated on substrates with various blending weight ratios. The concentrations of the PFS/PMFA blend films dissolved in methyl ethyl ketone were properly adjusted to control the thickness to be 334 nm (PFS ratio = 0%), 330 nm (2%), 327 nm (5%), 322 nm (10%), respectively. The solutions were stirred in a N<sub>2</sub>-purged glove box (H<sub>2</sub>O and O<sub>2</sub> <0.1 ppm) over 3 h to dissolve both polymers completely. After spin-coating, the substrates were heated on a hot plate for 1 h at 120 °C to remove residual solvent and to harden the films. Shadow mask-patterned pentacene active films were deposited onto the gate dielectrics using organic molecular beam deposition (OMBD) techniques (with a deposition rate of 0.1 Å/s; vacuum pressure =  $10^{-6}$  Torr; substrate temperature of 25 °C). An Au layer was thermally evaporated onto the pentacene layer through a shadow mask to yield the top-contact OFET electrodes. The channel length (*L*) and width (*W*) were 100 and 1000 µm, respectively.

#### 2.2. Characterization

The topographies of the blended gate dielectric and semiconductor layers were characterized using atomic force microscopy (AFM) (Multimode Illa, Veeco Inc.). The surface energies of the blended dielectrics were evaluated by measuring the contact angles of the two test liquids, water ( $\theta_{water}$ ) and diiodomethane ( $\theta_{DII}$ ). The dispersion ( $\gamma_s^d$ ) and polar components ( $\gamma_s^p$ ) of the surface energy were obtained, and the sum of these components yielded the total surface energy ( $\gamma_s$ ), based on the equation:

$$1 + \cos \theta = \frac{2(\gamma_{s}^{d})^{\frac{1}{2}}(\gamma_{lv}^{d})^{\frac{1}{2}}}{\gamma_{lv}} + \frac{2(\gamma_{s}^{p})^{\frac{1}{2}}(\gamma_{lv}^{p})^{\frac{1}{2}}}{\gamma_{lv}},$$

where  $\gamma_{\rm Iv}$  is the surface energy of the test liquid, and  $\gamma_{\rm Iv}^{\rm Iv}$  and  $\gamma_{\rm Iv}^{\rm p}$  refer to the dispersive and polar components, respectively. The film thickness was determined using ellipsometry (J.A. Woollam. Co. Inc.), and the X-ray diffraction (XRD) data were obtained from 1D-mode XRD spectroscopy measurements collected at the 5A beam line of the Pohang Accelerator Laboratory. The electrical characteristics of the pentacene OFETs were determined in a N<sub>2</sub>-purged glove box using Keithley 4200 SCS. The  $\mu_{\rm FET}$  and  $V_{\rm th}$  values in the saturation regime were calculated using the equation  $I_{\rm d} = \frac{1}{2} \mu C_{\rm ox} \frac{W}{L} (V_{\rm g} - V_{\rm th})^2$ , where  $I_{\rm d}$ ,  $C_{\rm ox}$ , and  $V_{\rm g}$  are the drain current, capacitance, and gate voltage, respectively.

#### 3. Results and discussion

Prior to characterizing the OFETs containing PFS/PMFA blend dielectrics, we investigated the dependence of the surface properties on the chemical composition of the blends. Several studies have described the significant role that the dielectric interfacial properties play in determining the electrical performances of OFETs. For example, the surface energy, roughness, and functionalities of the dielectric films substantially influence (a) the seeding structure and orientation of a semiconductor film grown on the substrate, (b) trap formation at the semiconductor/dielectric interface, and (c) the surface potential, which can modulate the carrier density in the channel [15,16]. Specifically, the surface energy and relevant interfacial interactions of the dielectric films were fundamentally important to the overall crystalline structure of the semiconductor films (and the overall device performance), as the competition between the molecule-molecule and molecule-substrate interactions dictated the growth of the thin films [17].

The surface energy depended upon the chemical composition and the packing density of the outmost surface functional groups. The interfacial interactions, including the surface energy, consisted of polar and dispersion contributions, which arose from the presence of permanent dipoles (including hydrogen bonds) and instantaneous dipole moments, respectively. Therefore, the incorporation of non-polar or weakly interacting functional groups led to relatively low surface energies. The inherent characteristics of fluorine (i.e., the small atomic radius comparable to the radius of hydrogen and the low polarizability) notably reduced the surface Download English Version:

## https://daneshyari.com/en/article/7701712

Download Persian Version:

### https://daneshyari.com/article/7701712

Daneshyari.com