Accepted Manuscript

Fabricating in-plane transistor and memory using atomic force microscope lithography towards graphene system on chip

Duk Hyun Lee, Cheol Kyeom Kim, Jun Ho Lee, Hyun-Jong Chung, Bae Ho Park

PII: S0008-6223(15)30270-0

DOI: 10.1016/j.carbon.2015.09.052

Reference: CARBON 10322

To appear in: *Carbon*

- Received Date: 10 June 2015
- Revised Date: 1 September 2015

Accepted Date: 12 September 2015

Please cite this article as: D.H. Lee, C.K. Kim, J.H. Lee, H.-J. Chung, B.H. Park, Fabricating in-plane transistor and memory using atomic force microscope lithography towards graphene system on chip, *Carbon* (2015), doi: 10.1016/j.carbon.2015.09.052.

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.



ACCEPTED MANUSCRIPT

Fabricating in-plane transistor and memory using atomic force microscope lithography towards graphene system on chip

Duk Hyun Lee¹, Cheol Kyeom Kim¹, Jun Ho Lee, Hyun-Jong Chung^{*}, Bae Ho Park^{*}

Division of Quantum Phases & Devices, Department of Physics, Konkuk University, Seoul 143-701, Republic of Korea

Recently, various electronic components including transistor, barristor, memory, and transparent electrode were implemented using graphene. While integrated circuits were demonstrated by combining graphene transistors and passive components, system on chip (SoC) platform, state-of-the-art semiconductor technology, by combining transistors and memories on the same chip, has not yet been demonstrated. The main obstacle of the realization of SoC is the complexity of fabrication processes originated from the process differences between the transistors and the memories. In this study, using simple and clean atomic force microscope lithography, we fabricated both the switching devices and the memories by forming very thin graphene oxide (GO) barriers in mono-layer graphene at the controlled oxidation voltages. Formed with 7 V and 9 V, the lateral graphene/GO/graphene junction devices exhibit switching of Fowler-Nordheim tunneling current and resistive memory behavior, respectively. The combination of high on/off current ratio (~ 1000) of the switching device and nonvolatility of the memory device fabricated by the same process demonstrates the possibility of graphene SoC platform.

^{*} Corresponding authors. E-mail: <u>baehpark@konkuk.ac.kr</u> (Bae Ho Park), <u>zert67@gmail.com</u>

⁽Hyun-Jong Chung).

¹ These authors contributed equally.

Download English Version:

https://daneshyari.com/en/article/7850883

Download Persian Version:

https://daneshyari.com/article/7850883

Daneshyari.com