Accepted Manuscript

Study on high breakdown voltage GaN-based vertical field effect transistor with interfacial charge engineering for power applications

Jiangfeng Du, Dong Liu, Yong Liu, Zhiyuan Bai, Zhiguang Jiang, Yang Liu, Qi Yu

PII: S0749-6036(17)31417-9

DOI: 10.1016/j.spmi.2017.07.018

Reference: YSPMI 5128

To appear in: Superlattices and Microstructures


Received Date: 9 June 2017

Revised Date: 0749-6036 0749-6036

Accepted Date: 7 July 2017

Please cite this article as: J. Du, D. Liu, Y. Liu, Z. Bai, Z. Jiang, Y. Liu, Q. Yu, Study on high breakdown voltage GaN-based vertical field effect transistor with interfacial charge engineering for power applications, *Superlattices and Microstructures* (2017), doi: 10.1016/j.spmi.2017.07.018.

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.



ACCEPTED MANUSCRIPT

Study on High Breakdown Voltage GaN-based Vertical Field Effect Transistor with Interfacial Charge Engineering for Power Applications

Jiangfeng Du, a) Dong Liu, Yong Liu, Zhiyuan Bai, Zhiguang Jiang, Yang Liu, and Qi Yu

State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, 610054, P. R. China

ABSTRACT: A high voltage GaN-based vertical field effect transistor with interfacial charge engineering (GaN ICE-VFET) is proposed and its breakdown mechanism is presented. This vertical FET features oxide trenches which show a fixed negative charge at the oxide/GaN interface. In the off-state, firstly, the trench oxide layer acts as a field plate; secondly, the n-GaN buffer layer is inverted along the oxide/GaN interface and thus a vertical hole layer is formed, which acts as a virtual p-pillar and laterally depletes the n-buffer pillar. Both of them modulate electric field distribution in the device and significantly increase the breakdown voltage (BV). Compared with a conventional GaN vertical FET, the BV of GaN ICE-VFET is increased from 1148V to 4153V with the same buffer thickness of 20 μm. Furthermore, the proposed device achieves a great improvement in the tradeoff between BV and on-resistance; and its figure of merit even exceeds the GaN one-dimensional limit.

Keywords: GaN HFETs, Vertical, Heterostructure, Breakdown voltage, Power device

1. Introduction

Gallium nitride (GaN) have attracted a lot of interest for applications in high-power electronics which operate at high temperatures and high frequencies. In the past decades, the advancements of technology make the application prospect of GaN lateral heterostructure field effect transistors (FETs) more and more realistic [1~3]. However, the vertical devices are more desirable than lateral ones because of the superior on-state resistance (R_{on}) [4~6]. Due to the lack of suitable substrates with acceptable defect density ($<10^6$ cm⁻³) and process complexities, there were challenges for GaN vertical field effect transistors (GaN-VFET) to show their high performance in power electronic fileds during the past years. To solve the substrate problems of GaN-VFETs, *Nie et al.* reported a result of a fabricated outstanding GaN-based vertical transistor in 2014 [7]. Then *Ramya et al.* reported another excellent GaN vertical transistor by utilizing selective area regrowth p-GaN layer in 2015 [8]. These results indicate that high performance homoepitaxial growth on GaN substrates has been realized, and the fabrication technology for GaN vertical transistor has become continuously mature.

Although the fabrication problems have been solved for a certain extent, the reported values of BV for GaN -VFETs are still not so satisfactory. The reported highest average breakdown E-field (150 V/ μ m) is far below the GaN theoretical limit (340 V/ μ m) [9]. Indeed the BV of GaN-VFETs is determined by the depletion zone of reverse-biased p-GaN/n-buffer junction [6], and the buffer layers within GaN VFETs are almost not completely depleted, which is an obstacle for increasing the BV of GaN-VFETs. Besides, there is always a serious trade-off between BV and R_{on} for conventional GaN-VFETs. To achieve a higher BV without R_{on} -deterioration, many methods have been carried out. One method is the edge-termination technology which can avoid the premature breakdown; however it does not contribute to expanding the depletion width. Moreover, p-type buried layers and Superjunction structures have been introduced in the buffer layer of GaN-VFETs to achieve high breakdown voltages [9,10]. The p-type buried layers or Superjunction for GaN-VFETs are generally formed by implanting Mg into GaN buffer layers [11].

a) Corresponding author: Jiangfeng Du. Electronic mail: jfdu@uestc.edu.cn

Download English Version:

https://daneshyari.com/en/article/7939986

Download Persian Version:

https://daneshyari.com/article/7939986

<u>Daneshyari.com</u>