## Accepted Manuscript

Impact of Channel Thickness and Spacer Length on Logic Performance of p-Ge/n-Si Hybrid CMOSFETs for ULSI Applications

Suchismita De, Suchismita Tewari, Abhijit Biswas, Abhijit Mallik

PII: S0749-6036(17)30861-3

DOI: 10.1016/j.spmi.2017.05.020

Reference: YSPMI 4999

To appear in: Superlattices and Microstructures

Received Date: 08 April 2017

Accepted Date: 07 May 2017

Please cite this article as: Suchismita De, Suchismita Tewari, Abhijit Biswas, Abhijit Mallik, Impact of Channel Thickness and Spacer Length on Logic Performance of p-Ge/n-Si Hybrid CMOSFETs for ULSI Applications, *Superlattices and Microstructures* (2017), doi: 10.1016/j.spmi.2017.05.020

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.



## Highlights

- Logic performance of HCMOSFET comprising p-Ge & n-Si MOS devices is reported.
- Effects of channel thickness and spacer length on HCMOSFET parameters are studied.
- Rise time for HCMOS inverters reduce significantly compared to Si inverters.
- HCMOS based ring oscillator exhibits much higher frequency of oscillations.
- HCMOSFET outperforms its Si counterpart for logic circuit applications.

A CERTING

Download English Version:

## https://daneshyari.com/en/article/7940278

Download Persian Version:

https://daneshyari.com/article/7940278

Daneshyari.com