


Accepted Manuscript

Effect of Trench Depth and Gate Length Shrinking Assessment on the Analog and Linearity Performance of TGRC-MOSFET

Ajay Kumar



PII: S0749-6036(17)30182-9

DOI: 10.1016/j.spmi.2017.05.045

Reference: YSPMI 5026

To appear in: *Superlattices and Microstructures*

Received Date: 21 January 2017

Revised Date: 18 April 2017

Accepted Date: 20 May 2017

Please cite this article as: Ajay Kumar, Effect of Trench Depth and Gate Length Shrinking Assessment on the Analog and Linearity Performance of TGRC-MOSFET, *Superlattices and Microstructures* (2017), doi: 10.1016/j.spmi.2017.05.045

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

Effect of Trench Depth and Gate Length Shrinking Assessment on the Analog and Linearity Performance of TGRC-MOSFET

Ajay Kumar
Electrical Engineering Department
Delhi Technological University, Delhi India
ajaykumar@dtu.ac.in

Abstract--This paper discusses the impact of trench depth (Negative Junction Depth (NJD)) and gate length (L_G) shrinking on analog and linearity performance of Transparent Gate Recessed Channel (TGRC) MOSFET with an aim to achieve a reliable and high performance transistor. It is found that device enhances the I_{ON} by 38% and thereby improves the analog performance in terms of transconductance, device efficiency, output resistance, and gain. Moreover, linearity figure of merits are also enhanced at lower gate bias in TGRC MOSFET in comparison to conventional and Conventional Recessed Channel (CRC) MOSFET due to reduced harmonic distortions (g_{m3}). Thus, the improved analog and linearity performance at 5 nm NJD and 20 nm L_G of TGRC-MOSFET makes it suitable for low power linear RF amplifiers as a nano-scaled device. Thus, these results would serve as a worthy design tool for low power and high performance CMOS circuits.

Keywords—Analog, Distortions, Linearity, TGRC-MOSFET, Trench gate, Transconductance coefficients.

1. Introduction

For RFIC designing and high-frequency applications, CMOS devices are required with low intermodulation distortion to sustain linear operations when working with a weak signal. In modern communication systems, a high linearity is desired so as to exhibit less distortion. Intermodulation (IM) may induce when the system gives nonlinearity performance and generate different frequency signal at outputs compared to input signal frequency. This kind of interference may fall into the band of interest and distorted the desired output [1]. However, sub-nm MOSFET exhibit linear relation but short channel effects (SCEs) hinders its linearity. As the dimensions of the device are reduced, scaling the silicon-based MOSFET devices for barrier potential, critical electric field, oxide thickness, threshold voltage, etc., are becoming hardly increased [2]. To overwhelmed such scaling problems, various device engineering schemes (gate, channel and drain engineering, etc.) and numerous device structures such as multi-gate MOSFET by Barsan in 1981 [3], SOI MOSFET by An et al. in 2003 [4], Conventional Recessed Channel (CRC) MOSFET by Chaujar et al. in 2008 [5], GAA MOSFET by Auth et al. in 1997 [6], and Silicon Nanowire MOSFET by Gupta et al. in

Download English Version:

<https://daneshyari.com/en/article/7940432>

Download Persian Version:

<https://daneshyari.com/article/7940432>

[Daneshyari.com](https://daneshyari.com)