Accepted Manuscript

Line edge roughness induced threshold voltage variability in nano-scale FinFETs

Rituraj Singh Rathore, Rajneesh Sharma, Ashwani K. Rana

PII: S0749-6036(16)31149-1

DOI: 10.1016/j.spmi.2017.01.036

Reference: YSPMI 4800

To appear in: Superlattices and Microstructures


Received Date: 04 October 2016

Revised Date: 23 January 2017

Accepted Date: 23 January 2017

Please cite this article as: Rituraj Singh Rathore, Rajneesh Sharma, Ashwani K. Rana, Line edge roughness induced threshold voltage variability in nano-scale FinFETs, *Superlattices and Microstructures* (2017), doi: 10.1016/j.spmi.2017.01.036

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.



ACCEPTED MANUSCRIPT

- Threshold voltage performance of FinFET due to varies LER (resist defined and spacer defined) which can be present during the fin pattering process has been performed with isolation and in presence of other statistical variabilities i.e. RDF, OTV and WFV.
- Among all the statistical variabilities apart from LER, the oxide thickness variation and work function variations are dominating the threshold voltage.
- Our finding suggest that spacer defined FinFET structures are more immune to LER variabilities due to correlated LER.

Download English Version:

https://daneshyari.com/en/article/7941009

Download Persian Version:

https://daneshyari.com/article/7941009

<u>Daneshyari.com</u>