



Contents lists available at ScienceDirect

Thin Solid Films

journal homepage: www.elsevier.com/locate/tsf

Deep level transient spectroscopy measurements on Mo/Cu(In,Ga)Se₂/metal structure

L. Van Puyvelde^a, J. Lauwaert^a, P.F. Smet^a, F. Pianezzi^b, S. Buecheler^b, S. Nishiwaki^b, A.N. Tiwari^b, H. Vrielinck^a

^a Department of Solid State Sciences, Ghent University, Krijgslaan 281, 9000 Gent, Belgium

^b Laboratory for Thin Films and Photovoltaics, Empa, Swiss Federal Laboratories for Materials, Science and Technology, Ueberlandstrasse 129, CH-8600 Duebendorf, Switzerland

ARTICLE INFO

Available online xxxx

Keywords:

Capacitance spectroscopy
Copper indium gallium selenide
Thin films solar cells

ABSTRACT

In thin-film Cu(In,Ga)Se₂ (CIGS) solar cells a large number of intrinsic defect types are possible in the chalcopyrite structure and can influence the efficiency of the solar cell. Defect characterization is therefore essential. In this study Deep Level Transient Spectroscopy (DLTS) is used as an electrical defect characterization technique. The detection of defect related signals might be hindered by signals originating from barriers caused by the multi-layer structure and by a possible type inversion layer at the interface. To investigate to which extent the DLTS signals effectively arise from the CIGS absorber, solar cells are simplified to a metal/semiconductor/metal (M/S/M) structure. This was done by etching away the buffer and window layer and subsequent metal evaporation. In this way structures closer to those normally measured in DLTS are obtained. Additional etch processes targeted at thinning the absorber layer and/or removing oxidation layers are also performed. In general very similar DLTS signals are recorded for complete cells and M/S/M structures before and after additional etches.

© 2014 Elsevier B.V. All rights reserved.

1. Introduction

In (thin-film) solar cells recombination via (deep-level) defects will limit the conversion efficiency by reduction of V_{oc} . Therefore defect analysis is crucial to further improve the cell efficiency [1]. Information on the characteristics of deep level defects in a semiconductor can be obtained via Deep Level Transient Spectroscopy (DLTS). The interpretation of the DLTS signals on a Cu(In,Ga)Se₂ (CIGS) thin-film hetero junction solar cell is, however, not straightforward because of three reasons.

First, the defect structure is complex because a large number of intrinsic point defects and, complexes of these, are possible. Many of these defects have low formation energy [1,2].

Second, as the ZnO/CdS/CIGS/Mo thin-film solar cell is a multilayer structure, the system is far more complicated than the 'ordinary' metal-semiconductor contacts on which the DLTS spectroscopy technique is normally applied. The interpretation of the DLTS signals therefore becomes less straightforward. This is demonstrated by the discussion about the origin of the two signals generally seen in the DLTS spectra of CIGS solar cells. The first signal, often labelled N1, appears at low temperature ($T < 150$ K) and its DLTS signal after pulses with $V_r, V_p < 0$ (V_r reverse bias, V_p pulse bias) appears with a sign opposite to that expected for majority carrier traps in a bulk semiconductor. Its peculiar properties in DLTS and admittance spectroscopy have been the source of a long debate about its origin [3–9]. The signal has been

interpreted as a bulk acceptor, interface defects, hopping conduction freeze out and non-ideality at the back contact. Concerning the latter assignment, we recently showed that the DLTS signal of a non-ideal Ohmic contact exhibits certain characteristics which allows distinguishing it from that of defects. In this paper the discussion on the origin of the N1 signal will not be pursued. We merely mention that in all spectra presented, the low temperature signals meet the criteria for a non-ideal contact. For some of the cells taken up in this study, this has been discussed in more detail in Ref. [9].

Near room temperature (250–350 K), a second signal is commonly observed in the DLTS spectra. This signal is often labelled N2 and does have the sign expected for emission from a majority carrier trap. For this reason it has been most often assigned to bulk defects in the CIGS layer [1].

A third complication in the interpretation of DLTS measurements is that the band diagram at the absorber surface can be altered by a type inversion layer or by a thin oxide layer between absorber and buffer. Different models exist for the type inversion layer; it can be formed by a Cu depleted surface which leads to a CuIn₃Se₅ phase [10] or by a Se depleted surface [11]. In alternative models Cu⁺ ions diffuse towards the bulk and V_{se} surface states cause a band bending [12] or Cd-diffusion during the chemical bath deposition (CBD) of CdS causes the n-type layer at the surface [13,14]. The exact nature of the electronic junction remains under debate.

In this work we aim to eliminate the mentioned problems for the interpretation of the DLTS signals. The first problem cannot be overcome as the defect structure is intrinsic and cannot be changed. However the other reasons can, at least in a part, be avoided or altered.

E-mail address: Lisanne.VanPuyvelde@UGent.be (L. Van Puyvelde).

First, to get rid of the multiple layer structure a simplification to a metal/semiconductor/metal (M/S/M) structure was performed. Second to assess the effect of a type inversion layer or oxidation layer near the absorber/buffer interface, additional Br and HF etches were performed. Different metals on cells with originally different buffer layers (CdS and In_2S_3) were tested.

Similar M/S/M structures have been studied before using admittance spectroscopy [7]. It was found that the admittance responses of cells with different buffer layers and M/S/M structures were similar, despite the strongly modified interface properties. Based on these results the N1 response was attributed to a non-ideality of the back contact by these authors. The DLTS investigations presented here yield remarkably similar results, not only for the low temperature part of the spectrum, but also for the signal(s) near room temperature.

2. Experimental

The CIGS solar cells were fabricated at EMPA (Swiss Federal Laboratories for Materials Science and Technology). The absorber layers were produced by a three stage co-evaporation process on Mo coated soda lime glass substrates. The In_2S_3 buffer layer was deposited by ultrasonic spray pyrolysis [15], the CdS buffer by CBD [16]. On top of the buffer layer an i-ZnO/ZnO:Al window layer and Ni/Al grid were deposited.

To remove the grid, window and buffer layer a short HCl (10% in H_2O) etch was performed, after which the samples were rinsed with methanol and deionized water. No traces of Cd or S could be detected by Energy Dispersive X-ray (EDX) measurements after the etch. On the bare absorber layer three different metals (Au, Al and In) were vacuum evaporated to form a Schottky contact with the p-type absorber. The area of the circular rectifying contacts was $3.14 \cdot 10^{-2} \text{ cm}^2$. Complete cells with In_2S_3 and CdS buffer are labelled as cell $_{\text{In}_2\text{S}_3}$ and cell $_{\text{CdS}}$ respectively. The etched cells with different metal contact (metal = Au, Al, In) are labeled as metal $_{\text{In}_2\text{S}_3}$ or metal $_{\text{CdS}}$. To thin the absorber layer in the Mo/CIGS structure an etching from the top was performed using a 0.1 vol.% bromine in methanol solution during 35 min. After the metal (Au or Al) evaporation, the samples are labelled as metal $_{\text{BR}} - \text{CdS}$. To remove a possible oxide layer, an HF etch ($\text{HF}/\text{HNO}_3/\text{H}_2\text{O}$ (1:1:4)) was performed (20 s) after the HCl etch.

Temperature dependent DLTS measurements were performed using a Phystech Fourier Transform-DLTS setup (Phystech FT1030) in combination with a Boonton 72B capacitance bridge. The a. c. test signal has a fixed frequency of 1 MHz. Temperature scans were made between 10 K or 70 K and 300 K. Before starting the DLTS measurements, the solar cells were kept in the dark for at least 1 h at room temperature in order to bring them into the relaxed state.

In DLTS the capacitance is measured at a bias of V_r during a time t_w (window time) after a bias pulse of V_p was applied during t_p (filling time). Conventional pulses ($V_r < V_p < 0$), which measure the emission transient for majority carrier traps, and complementary pulses ($V_p < V_r < 0$) which measure their capture transients, were applied. We adopt as convention that an increasing capacitance transient C (emission from majority carrier trap) is labelled as positive: $C(t) = C_r - \Delta C \exp(-t/\tau)$, with τ the time constant.

For Scanning Electron Microscopy measurements (SEM) a FEI Quanta 200F FEG-SEM was used. For EDX analysis a FEI Quanta 200 instrument, equipped with EDAX Genesis 4000 setup was used. The acceleration voltage was 15 kV.

The characteristic X-rays of Cu_K , Se_L , In_L and Ga_L were monitored.

3. Results and discussion

3.1. Barrier height and shunt resistance

According to the Schottky model [17], the electronic transport across the metal semiconductor interface is controlled by the Schottky barrier height (ϕ_B). As this height is dependent on the work function of the

metal (ϕ_M), several metals (Au, Al, In) with different work functions were evaporated on the CIGS surface in order to alter it. Reported work function values in the literature often cover a considerable range depending on the measurement method and surface cleanliness. This makes the calculation of the barrier height not unambiguous.

Typical values for the work functions of the metals used here are: ϕ_{Au} : 5.10–5.47 eV, ϕ_{Al} : 4.06–4.26 and ϕ_{In} ~ 4.1 eV [17–19]. Moreover in practice it appears difficult to alter the barrier height by using metals of varying work functions. Indeed, it turned out that imperfections at the semiconductor surface play an important role during the contact formation and influence the barrier height by Fermi level pinning [19, 20]. The latter appears to be confirmed in this work.

The I–V relationship for a Schottky contact, based on the thermionic emission current theory by Bethe, is given by [17] ($q\phi_B > kT$)

$$I = I_s \left[\exp\left(\frac{qV}{nkT}\right) - 1 \right] \quad (1)$$

with $I_s = A^* T^2 S^2 \exp\left(\frac{-q\phi_B}{kT}\right)$.

In the above equations q is the elementary charge, k is the Boltzmann constant, n the ideality factor, T is the absolute temperature, I_s is the saturation current, A the effective Richardson constant and S the diode area. The straight line intercept of the forward bias $\ln(I)$ vs V curve at zero bias gives the value of I_s , from which the barrier height can be calculated. Although the metal work functions vary by 1 eV, a barrier height between 650 and 800 meV was found for all samples. No further correlation between the barrier heights could be deduced, they appear to be sample dependent.

To determine the quality of the Schottky devices, the shunt resistance is determined by a linear fit for low (negative) voltages (Fig. 1, red solid line). The shunt resistance for Schottky device and cell are similar (in the order of 10^5 – $10^6 \Omega$): this shows that decent Schottky devices were obtained.

3.2. DLTS spectra

Fig. 2 shows the DLTS spectra of cell $_{\text{In}_2\text{S}_3}$ and metal $_{\text{In}_2\text{S}_3}$ (metal = Au, Al, In). Experiment showed that the main features of the DLTS signals were not affected by the bias region (not shown here). In all spectra the low temperature (N1) signal appears around 120 K. At higher temperature (above 250 K), the broad onset of a peak is seen in the spectra of In $_{\text{In}_2\text{S}_3}$, Au $_{\text{In}_2\text{S}_3}$ and cell $_{\text{In}_2\text{S}_3}$, exhibiting essentially the same characteristics for these three samples. A detailed analysis and interpretation of the high temperature signals for these cells and those with CdS buffer are difficult to make at this moment. Indeed, the maximum of the DLTS spectra does not appear in the measured temperature range. Moreover, in Ref. [21] it is demonstrated that correct interpretation of the transients with large time constants observed for CIGS cells at high temperature requires lengthy measurements since reproducibility can only be attained in a steady state regime. Such measurements are outside the scope of this paper. Therefore, we restrict ourselves here in comparing the qualitative features of the DLTS spectra of cells and Schottky diodes with different metals.

With this in mind, we found that only the Al $_{\text{In}_2\text{S}_3}$ sample yields deviant results (Fig. 2(b)): an extra component arises which exhibits a clear maximum in the range 250–300 K. It is tempting to relate this extra signal with Al diffusion in the absorber, but, as for identification of the other signals at high temperature, further investigation is necessary.

To test the effect of the buffer layer type and deposition technique, similar experiments were performed on a CIGS cell with CdS buffer layer. The spectra of cell $_{\text{CdS}}$ and Al $_{\text{CdS}}$ look very similar (Fig. 3(a) and (b)): a signal at low temperature and the intense signal at high temperatures exhibit substructure for both samples. The results for Au $_{\text{CdS}}$ were similar (not shown here). Hence, the intense high temperature DLTS signals cannot be directly related to the

Download English Version:

<https://daneshyari.com/en/article/8034488>

Download Persian Version:

<https://daneshyari.com/article/8034488>

[Daneshyari.com](https://daneshyari.com)